An essential toolkit for starting SoC design

The Arm Corstone-201 foundation IP offers flexible subsystem and system IP to help build secure SoCs. The different subsystems that are included can be built upon or used as a reference, leading to a faster time to market and time to security.

The Arm Corstone-200 foundation IP offers:

  • A number of secure subsystems to build upon or use as a reference
  • Security at the heart of your SoC
  • A toolkit of system IP to build secure embedded systems

The Corstone-201 offers the perfect starting point for your SoC. The different subsystems that are included can be built upon or used as a reference, leading to a faster time to market and building trust into the heart of your SoC. The Corstone-201 is also a cost effective way to gain access to many of the latest System IP from Arm.


Features and benefits

SSE-200 Subsystem – A TrustZone-enabled subsystem with the latest power-management technology, based on Cortex-M33. SSE-123 Example Subsystem – A TrustZone-enabled subsystem with the latest power-management technology, based on Cortex-M23.

CoreLink SIE-200 System IP – All the components you need to create TrustZone-enabled systems: AHB5 interconnect generator, memory/peripheral protection controllers, bridges, plus much more.

SSE-050 Subsystem – An efficient and expandable subsystem based on Cortex-M3.

GFC-100 Flash Controller - GFC-100 enables an embedded Flash macro to be integrated easily into any system.

GFC-200 Flash Controller – Similar to GFC-100 however the GFC-200 can have accesses from two masters that can operate in separate domains such as a Non- secure domain and a Secure domain.

CoreLink PCK-600 Power Control - The Arm CoreLink PCK-600 Power Control Kit provides a suite of system IP that is pre-verified to ease system power and clock management infrastructure integration.

CoreSight SDC-600 - CoreSight SDC-600 addresses device security needs by allowing silicon and tool vendors to enforce protection and to police debug access, and by working closely with cryptographic elements and debug certificate authentication.

Cortex-M System Design Kit - Which include a multi-layer AHB generator to connect everything in your system in a reliable and efficient way, bridges, adaptors and controllers. Also features a few system examples to inspire your future design.

AHB Flash Cache – To get the most of Flash-based systems (either with embedded Flash or external Flash), an efficient cache system is necessary. Within a compact area, this block significantly improves performance and power consumption of your SoC.

RTC – A real-time clock for applications that need to maintain a time base, which is likely to be the case for all embedded applications!

TRNG – Security cannot be a second thought! The True Random Number Generator is the minimum element that you have to integrate in a device to ensure a strong security foundation.

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Answered cortex m7 STR fail 0 votes 142 views 4 replies Latest yesterday by OldFoggy Answer this
Answered Invalid Exception Class
  • Cortex-A53
  • AArch64
0 votes 1193 views 2 replies Latest yesterday by Killbox Answer this
Answered Normal Memory ordering & precise state question 0 votes 1123 views 3 replies Latest yesterday by ianl Answer this
Answered Programming BRAM with JTAG--Help regarding knowledge source requested.
  • Cortex-M0
  • JTAG
  • SWD
  • Memory
0 votes 215 views 4 replies Latest yesterday by Mezan1 Answer this
Answered Process ADC data, moved by DMA, using CMSIS DSP: what's the right way?
  • Cortex-M
  • CMSIS
  • Cortex-M4
0 votes 60594 views 43 replies Latest 3 days ago by Liamrj Answer this
Answered SPI hanging up 0 votes 258 views 4 replies Latest 3 days ago by BDyi Answer this
Answered cortex m7 STR fail Latest yesterday by OldFoggy 4 replies 142 views
Answered Invalid Exception Class Latest yesterday by Killbox 2 replies 1193 views
Answered Normal Memory ordering & precise state question Latest yesterday by ianl 3 replies 1123 views
Answered Programming BRAM with JTAG--Help regarding knowledge source requested. Latest yesterday by Mezan1 4 replies 215 views
Answered Process ADC data, moved by DMA, using CMSIS DSP: what's the right way? Latest 3 days ago by Liamrj 43 replies 60594 views
Answered SPI hanging up Latest 3 days ago by BDyi 4 replies 258 views