A reference design for building secure SoCs

The Arm Corstone-300 reference design helps you build Secure SoCs quickly – it is the fastest way to incorporate Arm’s most AI-capable Cortex-M processor, the Arm Cortex-M55 processor, into an SoC design.

The Arm Corstone-300 contains various system IP components and a reference design that comprises of processor, security and system IP, as well as software and development tools to help you build secure SoCs quickly. The Corstone-300 has been architected to unlock the performance and power capabilities of the Cortex-M55 processor.

  • Provides the fastest way to incorporate the Cortex-M55 processor, with or without the Ethos-U55 processor, into an SoC design.

  • Makes chip-level security easier, faster, and more robust with system-wide implementation of TrustZone for Armv8-M. 
  • Simplifies software development with open-source Trusted Firmware-M (TF-M) for an accelerated route to PSA Certified silicon and devices. 
  • Design confidently with FPGA and Fixed Virtual Platform (FVP) based on Corstone-300. Choose from well-supported RTOSes, such as RTX, FreeRTOS, Zephyr and Mbed OS to further reduce software development cost.

The following diagram illustrates the Corstone-300 subsystem integration and build. 

Corstone 300 diagram

Features

The Corstone-300 combines software and hardware components for Cortex-M-based designs. The components include:

  • SSE-300 subsystem - The SSE-300 is a reference design based on the Cortex-M55 processor and implements system-level security with TrustZone for Armv8-M. It integrates a single Cortex-M55 processor with External Wakeup Interrupt Controller, AXI interconnect NIC-400-Lite, TrustZone Protection Controllers, Bridges, Access Control Gates, SRAM controllers. It incorporates multiple power domains, clock, and reset control infrastructure. The SSE-300 subsystem is readily extensible and comes with full modification rights. It is everything that you need to kickstart your design and get to market faster.

  • SIE-300 system IP - All the components that you need to create AMBA AXI systems based on TrustZone for Armv8-M systems: AXI5 memory and peripheral protection controllers, master security controller, bridges, and an optimized SRAM memory controller.

  • SIE-200 system IP - Includes all the components that you need to create TrustZone-enabled AMBA AHB systems, such as an AHB5 interconnect generator, memory/peripheral protection controllers, bridges, and more.

  • XHB-500 - Provides an AMBA AXI5 to AHB5 bridge and an AHB5 to AXI5 bridge.

  • PCK-600 Power Control Kit - The PCK-600 provides a suite of system IP that is pre-verified to ease system power and clock management infrastructure integration.

  • GFC-100 Flash Controller - GFC-100 enables an embedded Flash macro to be integrated easily into any system.

  • GFC-200 Flash Controller - Similar to GFC-100, but the GFC-200 can have access from two masters that can operate in separate domains, such as a Non-secure domain and a Secure domain.

  • Cortex-M System Design Kit (CMSDK) - With a multi-layer AHB generator to connect everything in your system in a reliable and efficient way, the CMSDK combines bridges, adapters and controllers. Also features a few system examples to inspire your future design.

  • Real-Time Clock (RTC) - A real-time clock for applications that need to maintain a time base, which is likely to be the case for all embedded applications. 

  • True Random Number Generator (TRNG) - The TRNG is the minimum element that you must integrate in a device to ensure a strong security foundation. 

Supporting IP, Software and Tools

Cortex-M55 processor

The Corstone-300 integrates the Cortex-M55 processor, Arm's most AI-capable Cortex-M processor and the first to feature Arm Helium vector processing technology.

Learn more

Ethos-U55 microNPU

The Ethos-U55 processor can be integrated on an expansion interface that is built into the Corstone-300.


Learn more

Security IP

Easily incorporate additional security IP into your SoC to protect your device from software, physical, lifecycle and communication attacks.

Learn more

Arm Development Studio, featuring Arm Keil MDK

Keil MDK is for Arm-based microcontrollers and includes all components you need to create, build, and debug embedded applications. 

Learn more

Trusted Firmware-M

Trusted Firmware-M (TF-M) provides open-source reference documents, specifications, and APIs of PSA-trusted code for Armv8-M based microcontrollers.  

Learn more

RTOS support

Arm and partners provide RTOS support for a number of different platforms based on Corstone, including Mbed OS and Zephyr with TF-M.  

Learn more

Third-party tools

Partners in development solutions, such as IAR and GCC, are experts in the Arm architecture and have designed tools to accelerate your SoC design.

FPGA images and support

Arm provides a selection of boards for FPGA prototyping, evaluation and benchmarking on Arm Cortex-based designs or IoT subsystems. 

Learn more

Fixed Virtual Platform

Arm provides a Corstone-300 FVP at no cost to enable your software engineering team to work on application, firmware and driver development ahead of hardware availability.

Learn more

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Popular forum posts

Answered Inconsistent shareability domain on tlbi instructions
  • Cortex-A72
  • Cortex-A53
0 votes 514 views 3 replies Latest 2 days ago by josecm Answer this
Answered how to calculate unaligned address for APB? 0 votes 11003 views 8 replies Latest 3 days ago by Colin Campbell Answer this
Answered What does this message mean? osRtxInfo not found
  • uVision
0 votes 444 views 3 replies Latest 3 days ago by Adam Lins Answer this
Answered Understanding interrupt latency and jitter in Cortex-M
  • Interrupt Handling
  • Cortex-M7
  • Cortex-M
  • Interrupt
0 votes 995 views 7 replies Latest 3 days ago by 42Bastian Schick Answer this
Answered Updating my avatar 0 votes 433 views 2 replies Latest 3 days ago by Jerome Decamps - 杜尚杰 Answer this
Answered Problems with setting up the event recorder for LPC1769
  • Cortex-M
  • event
0 votes 959 views 11 replies Latest 3 days ago by coldspark Answer this
Answered Inconsistent shareability domain on tlbi instructions Latest 2 days ago by josecm 3 replies 514 views
Answered how to calculate unaligned address for APB? Latest 3 days ago by Colin Campbell 8 replies 11003 views
Answered What does this message mean? osRtxInfo not found Latest 3 days ago by Adam Lins 3 replies 444 views
Answered Understanding interrupt latency and jitter in Cortex-M Latest 3 days ago by 42Bastian Schick 7 replies 995 views
Answered Updating my avatar Latest 3 days ago by Jerome Decamps - 杜尚杰 2 replies 433 views
Answered Problems with setting up the event recorder for LPC1769 Latest 3 days ago by coldspark 11 replies 959 views