Getting Started

Arm CoreLink Interconnect provides the components and the methodology for designers to build SoCs based on the latest Arm AMBA specifications, maximizing the efficiency of data movement and storage, delivering the performance needed at the lowest power and cost. There are three CoreLink Interconnect families, each optimized for their target applications. High performance SoCs with multiple processor clusters would include a Cache Coherent Interconnect, combined with CoreLink Network Interconnect to provide connectivity for the whole SoC.

CoreLink Coherent Mesh Network

CoreLink Coherent Mesh Network Chip.  

  • Designed for scaling to the highest performance infrastructure applications including networking and servers.
  • Offering scalable system coherency in multi-core heterogeneous processor systems.
  • Highly configurable and scalable CoreLink CMN-600.
  • Previous generation: CoreLink CCN-512, CCN-508, CCN-504 and CCN-502.

Learn more CMN
Learn more CCN

CoreLink Cache Coherent Interconnect

CoreLink Cache Coherent Interconnects 

  • Optimized for the highest efficiency coherent applications including consumer smartphones.
  • Offering the smallest and lowest power multi-cluster interconnect.
  • Family consists of: CoreLink CI-700, CCI-550, CCI-500, CCI-400.

Learn more

CoreLink Network Interconnect

CoreLink Network Interconnect Family 

  • Fully configurable for SoC connectivity across all applications.
  • Hierarchical, low latency and low power connectivity.
  • Back plane for smaller, single processor designs.
  • Companion interconnect for I/O coherency and rest of SoC connectivity with CoreLink CCI and CCN.
  • Family consists of: CoreLink NIC-700, NIC-450, NIC-400 and NIC-301.

Find out more

CoreLink Interconnect Family Comparison

Product CoreLink CMN-600 and
CoreLink CCN Family
CoreLink CCI Family CoreLink NIC Family
Summary Scalable range of high performance, power efficient coherent interconnects targeting network infrastructure and servers.
Configurable interconnect for power and area sensitive applications including mobile big.LITTLE processing, set top box, digital TV, automotive and low cost network infrastructure.
Low latency interconnect for rest of System on Chip (SoC) connectivity, or single cluster processing such as wearables or embedded.
Processors Up to 32 clusters (128 cores) Up to 6 clusters (24 cores) or CPU and GPU coherency Configurable, non-coherent
AMBA Interface AMBA 5 CHI AMBA 4 ACE and AXI4 AMBA 4 AXI4, AXI3, AHB-Lite, APB
Bus Width 128-bit or 256-bit transport
128-bit Configurable 32-bit to 256-bit
Memory Channels 1-8 Channels up to x64-bit 1-6 Channels up to x32-bit
Configurable
I/O Interfaces Up to 96 AXI4 / ACE-Lite interfaces
Up to 0-6 ACE-Lite
Connects multiple devices to CCI and CCN
 

Learn more CMN
Learn more CCN

Learn more

Learn more


Get support

Community Blogs

Community Forums

Answered 'Toogle Header/Code file ' shortcut key
  • uVision
0 votes 545 views 4 replies Latest 6 days ago by frank_ Answer this
Answered 'Translate file.c' shortcut key, translate single file (eg currently open and active in 'Editor')
  • uVision
0 votes 661 views 4 replies Latest 6 days ago by frank_ Answer this
Answered SNMP Trap Invalid Parameter error?
  • Cortex-M7
  • Networking Protocol
  • Keil
0 votes 467 views 5 replies Latest 9 days ago by Kamal Nasif Answer this
Answered RTX with USB to SPI Flash Memory 0 votes 333 views 5 replies Latest 9 days ago by Mr. Spock Answer this
Answered OsEventFlagsSet problem in CMSIS-RTOS2 0 votes 223 views 3 replies Latest 9 days ago by Vladimir Umek Answer this
Answered Hardfault unaligned access when writing to SD card using file system component
  • 3 (HardFault)
0 votes 196 views 1 replies Latest 11 days ago by rkopsch Answer this
Answered 'Toogle Header/Code file ' shortcut key Latest 6 days ago by frank_ 4 replies 545 views
Answered 'Translate file.c' shortcut key, translate single file (eg currently open and active in 'Editor') Latest 6 days ago by frank_ 4 replies 661 views
Answered SNMP Trap Invalid Parameter error? Latest 9 days ago by Kamal Nasif 5 replies 467 views
Answered RTX with USB to SPI Flash Memory Latest 9 days ago by Mr. Spock 5 replies 333 views
Answered OsEventFlagsSet problem in CMSIS-RTOS2 Latest 9 days ago by Vladimir Umek 3 replies 223 views
Answered Hardfault unaligned access when writing to SD card using file system component Latest 11 days ago by rkopsch 1 replies 196 views