-
-
CoreLink CCI-400 Technical Reference Manual
For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.
CCI-400 TRM -
-
AMBA 4 ACE Specification
CoreLink CCI-400 is built on the AMBA AXI4 specification, targeting high bandwidth, high clock frequency system designs.
AMBA specs -
-
Extended System Coherency
A three-part series of blogs on cache coherency fundamentals, and why they matter to system design.
Learn more
Community Forums
Answered | Forum FAQs | 0 votes | 3361 views | 0 replies | Started 4 months ago by Annie | Answer this |
Answered | Forum FAQs | 0 votes | 3269 views | 0 replies | Started 4 months ago by Annie | Answer this |
Not answered | 2-D Convolution with CMSIS | 0 votes | 29 views | 0 replies | Started 9 hours ago by icebeing | Answer this |
Not answered | How to determine HREADY during master change the selected slave? | 0 votes | 25 views | 0 replies | Started 12 hours ago by jack5566 | Answer this |
Suggested answer | Cortex M4 hard fault finding root cause on LPC4078 pc=0x0 | 0 votes | 1771 views | 15 replies | Latest 3 days ago by tobermory | Answer this |
Suggested answer | ARM Cortex ICode, DCode, System buses | 0 votes | 15500 views | 9 replies | Latest 8 days ago by ele | Answer this |
Answered | Forum FAQs Started 4 months ago by Annie | 0 replies 3361 views |
Answered | Forum FAQs Started 4 months ago by Annie | 0 replies 3269 views |
Not answered | 2-D Convolution with CMSIS Started 9 hours ago by icebeing | 0 replies 29 views |
Not answered | How to determine HREADY during master change the selected slave? Started 12 hours ago by jack5566 | 0 replies 25 views |
Suggested answer | Cortex M4 hard fault finding root cause on LPC4078 pc=0x0 Latest 3 days ago by tobermory | 15 replies 1771 views |
Suggested answer | ARM Cortex ICode, DCode, System buses Latest 8 days ago by ele | 9 replies 15500 views |