CoreLink CCI-500

The Arm CoreLink CCI-500 Cache Coherent Interconnect

Getting Started

The Arm CoreLink CCI-500 Cache Coherent Interconnect extends the performance and low power leadership of Arm mobile systems. It provides full cache coherency between big.LITTLE processor clusters and provides I/O coherency for other agents such as Mali GPU, network interfaces or accelerators. CoreLink CCI-500 offers a scalable and configurable interconnect which enables SoC designers to meet the performance goals with the smallest possible area and power.

Specifications

 Features Details
 AMBA AMBA 4 ACE and ACE-Lite
 ACE slave interfaces 1-4 for fully coherent processors including Arm Cortex
 ACE-Lite slave interfaces 0-6 for IO coherent devices such as Mali processors, accelerators and IO such as PCIe root complex
 Memory and System master interfaces 1-4 memory interfaces
1-2 system interfaces
 Coherency and snoop filter Integrated snoop filter maintains directory of 
processor cache contents, reduces CPU snoops and reduces system power
 Memory map 32-48 bit physical address width, configurable address map
40, 44, or 48-bit DVM

Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.

Learn more

  • TRM

  • CoreLink CCI-500 Technical Reference Manual

    For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    CCI-500 TRM
  • A guide on software optimization.

  • AMBA 4 ACE Specification

    CoreLink CCI-500 is built on the AMBA AXI4 specification, targeting high bandwidth, high clock frequency designs.

    AMBA specs
  • A program that is running on a desktop.

  • Extended System Coherency

    A three-part series of blogs on cache coherency fundamentals, and why they matter to system design.

    Learn more
  • A program that is running on a desktop.

  • System Validation at Arm

    Enabling Partners to Build Better Systems

    Download
  • A program that is running on a desktop.

  • Introduction to AMBA 4 ACE

    This paper focuses on the AMBA ACE and ACE-Lite interfaces, which introduce system-level coherency, cache maintenance, Distributed Virtual Memory (DVM) and barrier transaction support. It is used for multi-core processor systems to enable big.LITTLE software to run effectively, increasing system efficiency.

    Download
  • A program that is running on a desktop.

  • Quality of Service (QoS) in Arm Systems: An Overview

    Nearly all performance-oriented SoCs are dependent on high bandwidth and low latency external memory systems to deliver within cost and performance constraints. This paper goes through the QoS functions that help deliver predictable performance in Arm systems.

    Download
  • A program that is running on a desktop.

  • QoS for High-Performance and Power-Efficient HD Media... - Arm

    Ensuring the demands of video streaming are consistently met while minimizing cost and maximizing battery life are the challenges for today's SoC designer. This paper explores how QoS mechanisms can enable lower latency while maintaining sufficient overall system bandwidth.

    Download

Introduction Video

Learn more about CoreLink CCI-500 features, applications and benefits.

Watch video

Get support

Useful whitepapers

System Validation at Arm: Enabling Partners to Build Better Systems

Introduction to AMBA 4 ACE

This paper focuses on the AMBA ACE and ACE-Lite interfaces, which introduce system-level coherency, cache maintenance, Distributed Virtual Memory (DVM) and barrier transaction support. It is used for multi-core processor systems to enable big.LITTLE software to run effectively, increasing system efficiency. 

Quality of Service (QoS) in Arm Systems: An Overview

Nearly all performance-oriented SoCs are dependent on high bandwidth and low latency external memory systems to deliver within cost and performance constraints. This paper goes through the QoS functions that help deliver predictable performance in Arm systems. 

QoS for High-Performance and Power-Efficient HD Media... - Arm

Ensuring the demands of video streaming are consistently met while minimizing cost and maximizing battery life are the challenges for today's SoC designer. This paper explores how QoS mechanisms can enable lower latency while maintaining sufficient overall system bandwidth.

Introduction to QoS Virtual Networks (QVN)

This white paper explains a new mechanism for reducing the congestion in systems via QoS Virtual Networks. QVN makes system latency and bandwidth deterministic and predictable; preventing blocking in the interconnect by ensuring that a transaction can be accepted before it’s initiated.

Community Blogs

Blog post image
Docker enables Arm Cycle Model Studio on Ubuntu

Arm Cycle Model Studio (CMS) is a great tool to create SystemC simulation models from Verilog RTL source code. This articles shows how to use Docker to run CMS and create models on an Ubuntu machine.

25 days ago by Jason Andrews
Blog post image
Leading the Digital Transformation of the Car at IAA Frankfurt

This week at IAA New Mobility World, to demonstrate the future of in-car experiences, we are exhibiting a market-ready, scalable infotainment and cockpit control system from MediaTek and Mobica, featuring TomTom Navigation.

2 months ago by Andy Moore
Blog post image
Unlocking Cortex-A53's Safety Potential

Arm will be introducing a Software Test Library (STL) on the Cortex-A53 processor. This is the first applications processor to have self-test Library software provided by Arm.

2 months ago by James Scobie
Blog post image
AMBA ATP: Gaining momentum with workload modeling

This blog presents examples of AMBA ATP adoption and the benefits that Arm and its ecosystem partners deliver.

3 months ago by Francisco Socal
Blog post image
Introducing Arm’s Functional Safety Partnership Program

Arm is proud to announce the launch of its Functional Safety Partnership Program which brings together partners in Arm’s broad ecosystem who specialize in the area of functional safety.

3 months ago by Antonio Priore
Blog post image
Highlights from Hannover Messe 2019

Arm showcased its IoT technology for the visitors of Hannover Messe 2019, the world’s largest industrial trade show.

7 months ago by Kristen
1

Community Forums

Answered Trouble Starting DS-5 Community Edition Debugging with Stratix 10
  • System on Chip (SoC)
  • DS-5 Debugger
  • DS-5 Community Edition
 0 votes 8099 views 6 replies Latest 5 days ago by CMPE_grad Answer this
Answered Map file description of keil linker 0 votes 1785 views 9 replies Latest 9 days ago by Adam Lins Answer this
Answered J-Link fails to connect to target GR-Peach
  • Kernel Developers
  • Renesas RZ Edition
 0 votes 2909 views 2 replies Latest 10 days ago by JAgerton Answer this
Answered ARM compilers are no longer available 0 votes 370 views 2 replies Latest 11 days ago by Ronan Synnott Answer this
Answered Complier V6 optimization problem 0 votes 430 views 3 replies Latest 12 days ago by Paul Black Answer this
Answered I can't access to ds.arm.com 0 votes 6818 views 3 replies Latest 12 days ago by Ronan Synnott Answer this
Answered Trouble Starting DS-5 Community Edition Debugging with Stratix 10 Latest 5 days ago by CMPE_grad 6 replies 8099 views
Answered Map file description of keil linker Latest 9 days ago by Adam Lins 9 replies 1785 views
Answered J-Link fails to connect to target GR-Peach Latest 10 days ago by JAgerton 2 replies 2909 views
Answered ARM compilers are no longer available Latest 11 days ago by Ronan Synnott 2 replies 370 views
Answered Complier V6 optimization problem Latest 12 days ago by Paul Black 3 replies 430 views
Answered I can't access to ds.arm.com Latest 12 days ago by Ronan Synnott 3 replies 6818 views