CoreLink CCI-500

The Arm CoreLink CCI-500 Cache Coherent Interconnect

Getting Started

The Arm CoreLink CCI-500 Cache Coherent Interconnect extends the performance and low power leadership of Arm mobile systems. It provides full cache coherency between big.LITTLE processor clusters and provides I/O coherency for other agents such as Mali GPU, network interfaces or accelerators. CoreLink CCI-500 offers a scalable and configurable interconnect which enables SoC designers to meet the performance goals with the smallest possible area and power.


Specifications

 Features Details
 AMBA AMBA 4 ACE and ACE-Lite
 ACE slave interfaces 1-4 for fully coherent processors including Arm Cortex
 ACE-Lite slave interfaces 0-6 for IO coherent devices such as Mali processors, accelerators and IO such as PCIe root complex
 Memory and System master interfaces 1-4 memory interfaces
1-2 system interfaces
 Coherency and snoop filter Integrated snoop filter maintains directory of 
processor cache contents, reduces CPU snoops and reduces system power
 Memory map 32-48 bit physical address width, configurable address map
40, 44, or 48-bit DVM

  • TRM
  • CoreLink CCI-500 Technical Reference Manual

    For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    CCI-500 TRM
  • A guide on software optimization.
  • AMBA 4 ACE Specification

    CoreLink CCI-500 is built on the AMBA AXI4 specification, targeting high bandwidth, high clock frequency designs.

    AMBA specs
  • A program that is running on a desktop.
  • Extended System Coherency

    A three-part series of blogs on cache coherency fundamentals, and why they matter to system design.

    Learn more
  • A program that is running on a desktop.
  • System Validation at Arm

     Enabling Partners to Build Better Systems

    Download
  • A program that is running on a desktop.
  • Introduction to AMBA 4 ACE

    This paper focuses on the AMBA ACE and ACE-Lite interfaces, which introduce system-level coherency, cache maintenance, Distributed Virtual Memory (DVM) and barrier transaction support. It is used for multi-core processor systems to enable big.LITTLE software to run effectively, increasing system efficiency.

    Download
  • A program that is running on a desktop.
  • Quality of Service (QoS) in Arm Systems: An Overview

    Nearly all performance-oriented SoCs are dependent on high bandwidth and low latency external memory systems to deliver within cost and performance constraints. This paper goes through the QoS functions that help deliver predictable performance in Arm systems.

    Download
  • A program that is running on a desktop.
  • QoS for High-Performance and Power-Efficient HD Media... - Arm

    Ensuring the demands of video streaming are consistently met while minimizing cost and maximizing battery life are the challenges for today's SoC designer. This paper explores how QoS mechanisms can enable lower latency while maintaining sufficient overall system bandwidth.

    Download

Introduction Video

Learn more about CoreLink CCI-500 features, applications and benefits.

Watch video

Resources

Get support


Community Blogs

Community Forums

Answered Jenkins build failing to copy licence cache
  • Arm Development Studio
  • Arm Compiler
  • Arm Compiler 5
0 votes 147 views 1 replies Latest 10 days ago by Ronan Synnott Answer this
Answered ARM DS-5 License check error
  • Arm Development Studio
  • License Management
0 votes 152 views 1 replies Latest 11 days ago by Ronan Synnott Answer this
Answered CMSIS DSP FIR filter for continous real signal
  • DSP
  • tool
  • Cortex-M
  • CMSIS
0 votes 3983 views 4 replies Latest 12 days ago by Nanne118 Answer this
Answered STM32F411RE: cannot use #include math_arm.h for CMSIS
  • STM32F4DISCOVERY
  • Digital Signal Processor (DSP)
  • CMSIS
1 votes 254 views 2 replies Latest 16 days ago by Nanne118 Answer this
Answered ARMCC: How to generate assembly
  • GNU GCC
0 votes 2980 views 9 replies Latest 18 days ago by hannahxx Answer this
Answered Debug the R52 sample project in DS-5 Studio, stuck into EL1_undefined_Handler
  • cortex-r52
  • DS-5 Debugger
0 votes 578 views 7 replies Latest 1 months ago by Ronan Synnott Answer this
Answered Jenkins build failing to copy licence cache Latest 10 days ago by Ronan Synnott 1 replies 147 views
Answered ARM DS-5 License check error Latest 11 days ago by Ronan Synnott 1 replies 152 views
Answered CMSIS DSP FIR filter for continous real signal Latest 12 days ago by Nanne118 4 replies 3983 views
Answered STM32F411RE: cannot use #include math_arm.h for CMSIS Latest 16 days ago by Nanne118 2 replies 254 views
Answered ARMCC: How to generate assembly Latest 18 days ago by hannahxx 9 replies 2980 views
Answered Debug the R52 sample project in DS-5 Studio, stuck into EL1_undefined_Handler Latest 1 months ago by Ronan Synnott 7 replies 578 views