CoreLink CCI-500

The Arm CoreLink CCI-500 Cache Coherent Interconnect

Getting Started

The Arm CoreLink CCI-500 Cache Coherent Interconnect extends the performance and low power leadership of Arm mobile systems. It provides full cache coherency between big.LITTLE processor clusters and provides I/O coherency for other agents such as Mali GPU, network interfaces or accelerators. CoreLink CCI-500 offers a scalable and configurable interconnect which enables SoC designers to meet the performance goals with the smallest possible area and power.

Premium Mobile CCI500 System Diagram.


Specifications

 Features Details
 AMBA AMBA 4 ACE and ACE-Lite
 ACE slave interfaces 1-4 for fully coherent processors including Arm Cortex
 ACE-Lite slave interfaces 0-6 for IO coherent devices such as Mali processors, accelerators and IO such as PCIe root complex
 Memory and System master interfaces 1-4 memory interfaces
1-2 system interfaces
 Coherency and snoop filter Integrated snoop filter maintains directory of 
processor cache contents, reduces CPU snoops and reduces system power
 Memory map 32-48 bit physical address width, configurable address map
40, 44, or 48-bit DVM

Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.


  • TRM
  • CoreLink CCI-500 TRM

    For system designers, system integrators and programmers who are designing a SoC, the TRM is the go-to resource.

    CCI-500 TRM
  • A guide on software optimization.
  • AMBA 4 ACE Specification

    CoreLink CCI-500 is built on the AMBA AXI4 specification, targeting high bandwidth, high clock frequency designs.

    AMBA specs
  • A program that is running on a desktop.
  • Extended System Coherency

    A three-part series of blogs on cache coherency fundamentals, and why they matter to system design.

    Learn more
  • A program that is running on a desktop.
  • System Validation at Arm

    Enabling Partners to Build Better Systems

    Download
  • A program that is running on a desktop.
  • Introduction to AMBA 4 ACE

    Focused on AMBA ACE and ACE-Lite interfaces, which introduce system-level coherency, cache maintenance, Distributed Virtual Memory (DVM) and barrier transaction support. It enables big.LITTLE software to run effectively, increasing system efficiency.

    Download
  • A program that is running on a desktop.
  • Quality of Service in Arm Systems

    Nearly all performance-oriented SoCs are dependent on high bandwidth and low latency external memory systems to deliver within cost and performance constraints. This paper goes through the QoS functions that help deliver predictable performance in Arm systems.

    Download
  • A program that is running on a desktop.
  • QoS for Performant and Efficient HD Media.

    Ensuring the demands of video streaming are consistently met while minimizing cost and maximizing battery life are the challenges for today's SoC designer. This paper explores how QoS mechanisms can enable lower latency while maintaining sufficient overall system bandwidth.

    Download

Introduction Video

Learn more about CoreLink CCI-500 features, applications and benefits.

Watch video

Get support

Community Blogs

Community Forums

Answered How to do changes to the arm pack managed files in keil RTE 0 votes 376 views 2 replies Latest 6 days ago by Andy Neil Answer this
Answered Keil Compiler 0 votes 365 views 2 replies Latest 6 days ago by hasan921 Answer this
Answered No input files 0 votes 211 views 1 replies Latest 7 days ago by Andy Neil Answer this
Answered Incorrect value displayed on system viewer window
  • Keil
  • STM32 F4
0 votes 385 views 4 replies Latest 11 days ago by Andy Neil Answer this
Discussion Looking for activation code of DS-5 Community Edition
  • DS-5 Development Studio
  • Tool Licensing
  • DS-5 Community Edition
0 votes 19391 views 19 replies Latest 11 days ago by Stephen Theobald Answer this
Answered Compilation fault using Keil uVision 0 votes 1088 views 5 replies Latest 11 days ago by Willie Answer this
Answered How to do changes to the arm pack managed files in keil RTE Latest 6 days ago by Andy Neil 2 replies 376 views
Answered Keil Compiler Latest 6 days ago by hasan921 2 replies 365 views
Answered No input files Latest 7 days ago by Andy Neil 1 replies 211 views
Answered Incorrect value displayed on system viewer window Latest 11 days ago by Andy Neil 4 replies 385 views
Discussion Looking for activation code of DS-5 Community Edition Latest 11 days ago by Stephen Theobald 19 replies 19391 views
Answered Compilation fault using Keil uVision Latest 11 days ago by Willie 5 replies 1088 views