The Arm CoreLink CCI-500 Cache Coherent Interconnect extends the performance and low power leadership of Arm mobile systems. It provides full cache coherency between big.LITTLE processor clusters and provides I/O coherency for other agents such as Mali GPU, network interfaces or accelerators. CoreLink CCI-500 offers a scalable and configurable interconnect which enables SoC designers to meet the performance goals with the smallest possible area and power.
|AMBA||AMBA 4 ACE and ACE-Lite|
|ACE slave interfaces||1-4 for fully coherent processors including Arm Cortex|
|ACE-Lite slave interfaces||0-6 for IO coherent devices such as Mali processors, accelerators and IO such as PCIe root complex|
|Memory and System master interfaces||
1-4 memory interfaces
1-2 system interfaces
|Coherency and snoop filter||Integrated snoop filter maintains directory of
processor cache contents, reduces CPU snoops and reduces system power
|Memory map||32-48 bit physical address width, configurable address map
40, 44, or 48-bit DVM
Start designing now
Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.
CoreLink CCI-500 TRM
For system designers, system integrators and programmers who are designing a SoC, the TRM is the go-to resource.CCI-500 TRM
AMBA 4 ACE Specification
CoreLink CCI-500 is built on the AMBA AXI4 specification, targeting high bandwidth, high clock frequency designs.AMBA specs
Extended System Coherency
A three-part series of blogs on cache coherency fundamentals, and why they matter to system design.Learn more
System Validation at Arm
Enabling Partners to Build Better SystemsDownload
Introduction to AMBA 4 ACE
Focused on AMBA ACE and ACE-Lite interfaces, which introduce system-level coherency, cache maintenance, Distributed Virtual Memory (DVM) and barrier transaction support. It enables big.LITTLE software to run effectively, increasing system efficiency.Download
Quality of Service in Arm Systems
Nearly all performance-oriented SoCs are dependent on high bandwidth and low latency external memory systems to deliver within cost and performance constraints. This paper goes through the QoS functions that help deliver predictable performance in Arm systems.Download
QoS for Performant and Efficient HD Media.
Ensuring the demands of video streaming are consistently met while minimizing cost and maximizing battery life are the challenges for today's SoC designer. This paper explores how QoS mechanisms can enable lower latency while maintaining sufficient overall system bandwidth.Download
Learn more about CoreLink CCI-500 features, applications and benefits.
Get support with Arm Training courses and design reviews. You can also open a support case or manage existing cases.
|Answered||which kind of code is calling the microlib of __aeabi_uread4(uread4)||0 votes||220 views||2 replies||Latest 20 hours ago by Wei Jetim. Zhao||Answer this|
|Answered||Implementing a non-hanging USB listener||0 votes||2339 views||30 replies||Latest 2 days ago by Kev||Answer this|
|Answered||Why does the printf debug only print weird symbols?||0 votes||1117 views||16 replies||Latest 5 days ago by coldspark||Answer this|
|Answered||lpc1768 no USB Host component?||0 votes||299 views||3 replies||Latest 7 days ago by Kev||Answer this|
|Answered||Cannot access memory of LPC1769||0 votes||228 views||1 replies||Latest 7 days ago by coldspark||Answer this|
|Answered||STM32F411RE: cannot use #include math_arm.h for CMSIS||1 votes||25232 views||7 replies||Latest 8 days ago by HonestTrooper||Answer this|
|Answered||which kind of code is calling the microlib of __aeabi_uread4(uread4) Latest 20 hours ago by Wei Jetim. Zhao||2 replies 220 views|
|Answered||Implementing a non-hanging USB listener Latest 2 days ago by Kev||30 replies 2339 views|
|Answered||Why does the printf debug only print weird symbols? Latest 5 days ago by coldspark||16 replies 1117 views|
|Answered||lpc1768 no USB Host component? Latest 7 days ago by Kev||3 replies 299 views|
|Answered||Cannot access memory of LPC1769 Latest 7 days ago by coldspark||1 replies 228 views|
|Answered||STM32F411RE: cannot use #include math_arm.h for CMSIS Latest 8 days ago by HonestTrooper||7 replies 25232 views|