CoreLink CCI-550

The Arm CoreLink CCI-550 Cache Coherent Interconnect

Getting Started

The Arm CoreLink CCI-550 Cache Coherent Interconnect expands on the successful CoreLink CCI-500.  It provides full cache coherency between big.LITTLE processor clusters and provides I/O coherency for other agents such as Mali GPU, network interfaces or accelerators. CoreLink CCI-550 offers a scalable and configurable interconnect which enables SoC designers to meet the performance goals with the smallest possible area and power and also adds a snoop filter which lowers overall system latency.

Specifications

 Features Details
 AMBA AMBA 4 ACE
 ACE Slave interfaces 1-6 for fully coherent processors including Arm Cortex and Mali GPU
 Memory and System master interfaces 1-6 memory interfaces
1-3 system interfaces
 Coherency and snoop filter Integrated snoop filter maintains directory of 
processor cache contents, reduces CPU snoops and reduces system power
 Memory map 32-48 bit physical address width, configurable address map
40, 44, or 48-bit DVM

Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.

Learn more

  • TRM

  • CoreLink CCI-550 TRM

    For system designers, system integrators and programmers who are designing a SoC, the TRMl is the go-to resource.

    CCI-550 TRM
  • A guide on software optimization.

  • AMBA 4 ACE Specification

    CoreLink CCI-550 is built on the AMBA 4 ACE specification, targeting high bandwidth, high clock frequency system designs.

    AMBA specs
  • A program that is running on a desktop.

  • Quality of Service (QoS) in Arm Systems

    Nearly all performance-oriented SoCs are dependent on high bandwidth and low latency external memory systems to deliver within cost and performance constraints. This paper goes through the QoS functions that help deliver predictable performance in Arm systems.

    Download
  • A program that is running on a desktop.

  • QoS for Performant and Efficient HD Media.

    Ensuring the demands of video streaming are consistently met while minimizing cost and maximizing battery life are the challenges for today's SoC designer. This paper explores how QoS mechanisms can enable lower latency while maintaining sufficient overall system bandwidth.

    Download
  • A program that is running on a desktop.

  • Extended System Coherency

    A three-part series of blogs on cache coherency fundamentals, and why they matter to system design.

    Learn more

Get support

Community Forums

Suggested answer After first execution control goes to task 2 but i want him to go to task1 what i suppose to do here?
  • Real Time Operating Systems (RTOS)
 0 votes 441 views 1 replies Latest 3 days ago by fixxxer Answer this
Suggested answer Is there any extra parameter needed to start networking on FVP_MPS2_M7 simulator?
  • Embedded Software
  • Cortex-M7
  • Simulation
  • Cortex-M3
  • networking
  • Fast Models
  • Cortex-M7 FVP
 0 votes 1147 views 1 replies Latest 3 days ago by fixxxer Answer this
Suggested answer L1 cache BW 0 votes 560 views 2 replies Latest 3 days ago by fixxxer Answer this
Suggested answer Making ONVIF conformant surveillance camera with STM32H743.
  • stm32 h7
 0 votes 1061 views 5 replies Latest 5 days ago by ibrahim1236 Answer this
Suggested answer Which ARM board will be most suitable?
  • Video Processor Embedded Algorithms
  • Video Processor
 0 votes 1919 views 3 replies Latest 6 days ago by Dharmalingam.K Answer this
Suggested answer In AXI Why there is a read response in each data transfer? 0 votes 5518 views 4 replies Latest 6 days ago by Jenniferl Answer this
Suggested answer After first execution control goes to task 2 but i want him to go to task1 what i suppose to do here? Latest 3 days ago by fixxxer 1 replies 441 views
Suggested answer Is there any extra parameter needed to start networking on FVP_MPS2_M7 simulator? Latest 3 days ago by fixxxer 1 replies 1147 views
Suggested answer L1 cache BW Latest 3 days ago by fixxxer 2 replies 560 views
Suggested answer Making ONVIF conformant surveillance camera with STM32H743. Latest 5 days ago by ibrahim1236 5 replies 1061 views
Suggested answer Which ARM board will be most suitable? Latest 6 days ago by Dharmalingam.K 3 replies 1919 views
Suggested answer In AXI Why there is a read response in each data transfer? Latest 6 days ago by Jenniferl 4 replies 5518 views