CoreLink CCI-550

The Arm CoreLink CCI-550 Cache Coherent Interconnect

Getting Started

The Arm CoreLink CCI-550 Cache Coherent Interconnect expands on the successful CoreLink CCI-500.  It provides full cache coherency between big.LITTLE processor clusters and provides I/O coherency for other agents such as Mali GPU, network interfaces or accelerators. CoreLink CCI-550 offers a scalable and configurable interconnect which enables SoC designers to meet the performance goals with the smallest possible area and power and also adds a snoop filter which lowers overall system latency.

Specifications

 Features Details
 AMBA AMBA 4 ACE
 ACE Slave interfaces 1-6 for fully coherent processors including Arm Cortex and Mali GPU
 Memory and System master interfaces 1-6 memory interfaces
1-3 system interfaces
 Coherency and snoop filter Integrated snoop filter maintains directory of 
processor cache contents, reduces CPU snoops and reduces system power
 Memory map 32-48 bit physical address width, configurable address map
40, 44, or 48-bit DVM

Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.

Learn more

  • TRM

  • CoreLink CCI-550 TRM

    For system designers, system integrators and programmers who are designing a SoC, the TRMl is the go-to resource.

    CCI-550 TRM
  • A guide on software optimization.

  • AMBA 4 ACE Specification

    CoreLink CCI-550 is built on the AMBA 4 ACE specification, targeting high bandwidth, high clock frequency system designs.

    AMBA specs
  • A program that is running on a desktop.

  • Quality of Service (QoS) in Arm Systems

    Nearly all performance-oriented SoCs are dependent on high bandwidth and low latency external memory systems to deliver within cost and performance constraints. This paper goes through the QoS functions that help deliver predictable performance in Arm systems.

    Download
  • A program that is running on a desktop.

  • QoS for Performant and Efficient HD Media.

    Ensuring the demands of video streaming are consistently met while minimizing cost and maximizing battery life are the challenges for today's SoC designer. This paper explores how QoS mechanisms can enable lower latency while maintaining sufficient overall system bandwidth.

    Download
  • A program that is running on a desktop.

  • Extended System Coherency

    A three-part series of blogs on cache coherency fundamentals, and why they matter to system design.

    Learn more

Get support

Community Blogs

Blog post image
Simplifying workload modeling with AMBA ATP Engine

Following the release of the AMBA Adaptive Traffic Profiles (ATP) Specification, we are pleased to announce the AMBA ATP Engine, to further facilitate ATP’s adoption into a variety of platforms.

1 months ago by Francisco Socal
1
Blog post image
Development of Arm based systems with Synopsys Virtual Prototyping:…

Find out more about virtual prototyping from Synopsys as thousands of engineers around the world have been asked to work from home.

1 months ago by Jason Andrews
Blog post image
Accelerating Innovation for Safety Systems with Arm Flexible Access

Arm is proud to announce the addition of Arm Safety Packages for select IP within Arm Flexible Access, with the goal to make it easier for developers in the automotive and other safety-related industries to create SoCs.

4 months ago by Chet Babla
Blog post image
Functional Safety on Arm – Beyond Automotive

Arm has moved a long way from the days where our only ‘safety’ requirement was to provide ECC or parity protections on CPU RAMs and we are now able to offer a number of System IP, GPUs, ISPs and NPUs as Safety Ready products. With Arm’s extensive…

6 months ago by Antonio Priore
1
Blog post image
Docker enables Arm Cycle Model Studio on Ubuntu

Arm Cycle Model Studio (CMS) is a great tool to create SystemC simulation models from Verilog RTL source code. This articles shows how to use Docker to run CMS and create models on an Ubuntu machine.

8 months ago by Jason Andrews
2
Blog post image
Leading the Digital Transformation of the Car at IAA Frankfurt

This week at IAA New Mobility World, to demonstrate the future of in-car experiences, we are exhibiting a market-ready, scalable infotainment and cockpit control system from MediaTek and Mobica, featuring TomTom Navigation.

9 months ago by Andy Moore

Community Forums

Not answered In APB, Why do we use enable signal? (Don't care about PREADY) 0 votes 30 views 0 replies Started 20 hours ago by INNS Answer this
Suggested answer DC/DC Controller SoC 0 votes 475 views 1 replies Latest 4 days ago by Andy Neil Answer this
Suggested answer AMBA 5 CHI : Does Interleaving of TxnID within a Multiple flits message allowed?
  • System on Chip (SoC)
  • AMBA 5 CHI
  • CHI
  • Cache Architecture
 0 votes 610 views 1 replies Latest 7 days ago by IPDeveloper Answer this
Answered ARM vs Thumb vs Thumb2 instruction set
  • T32 (Thumb)
 0 votes 9104 views 2 replies Latest 9 days ago by Kevin B Answer this
Answered ARM/THUMB instructions that change execution path?
  • Thumb
 0 votes 62003 views 77 replies Latest 9 days ago by jakebunt Answer this
Not answered ACE-Lite 0 votes 412 views 0 replies Started 9 days ago by Ishan Answer this
Not answered In APB, Why do we use enable signal? (Don't care about PREADY) Started 20 hours ago by INNS 0 replies 30 views
Suggested answer DC/DC Controller SoC Latest 4 days ago by Andy Neil 1 replies 475 views
Suggested answer AMBA 5 CHI : Does Interleaving of TxnID within a Multiple flits message allowed? Latest 7 days ago by IPDeveloper 1 replies 610 views
Answered ARM vs Thumb vs Thumb2 instruction set Latest 9 days ago by Kevin B 2 replies 9104 views
Answered ARM/THUMB instructions that change execution path? Latest 9 days ago by jakebunt 77 replies 62003 views
Not answered ACE-Lite Started 9 days ago by Ishan 0 replies 412 views