Getting Started

The Arm CoreLink CMN-600 Coherent Mesh Network is designed for intelligent connected systems across a wide range of applications including networking infrastructure, storage, server, HPC, automotive, and industrial solutions.  The highly scalable mesh is optimized for Armv8-A processors and can be customized across a wide range of performance points. 


CMN-600 key features

High performance, scalable coherent mesh 

The scalable mesh network can be customized to meet system performance and area requirements. The native AMBA 5 CHI network provides high-frequency, non-blocking data transfers between compute, accelerator, and IO to shared memory resources.  

  • Custom, automated design with CoreLink Creator
  • Minimum size less than 1mm2 in 16nm
  • Frequencies greater than 2.5GHz
  • Coherent multichip link extends coherency off-chip


Specifications

Feature  Details  
AMBA specifications AMBA 5 CHI
Scalable mesh network Custom sizing and device placement  
Fully coherent CHI slave interfaces

1-32 fully coherent requesters, for example up to 128 Armv8-A processors

Agile System Cache 0MB-128MB shared between compute, accelerators, and IO
IO Coherent slave interface 1-96 IO interfaces
Memory and system master interfaces 1-8 memory interfaces
1-8 system interfaces
Coherency and snoop filter Integrated snoop filter reduces processor core snoops, and reduces system power
Coherent multichip links Extend coherency to multichip supporting the CCIX standard


Agile system cache

Keeping data on-chip greatly improves performance and efficiency. The integrated agile system cache was designed to boost IO throughput workloads such as networking and storage.

  • Shared cache for compute, accelerators, and IO.
  • Intelligent cache stashing allows accelerators and IO peripherals to allocate critical data to any cache level.
  • Far atomic operations supported within the Agile System Cache to enable high frequency updates of shared data such as counters.  
  • Programmable on-chip scratch pad RAM partitioning options allow applications to lock down critical data structures such as counters, statistics, and tables.      

Optimized for system performance

The CoreLink CMN-600 has been designed with the CoreLink DMC-620 to provide the highest performance coherent backplane for Armv8-A systems from small, efficient access points to data center solutions maximizing compute density. Notable highlights include:

  • 7.5x more compute.
  • 5x higher throughput.
  • 50% lower latency.
  • Sustainable bandwidth exceeding 1TB/s.


CoreLink Creator reduces SoC integration time

CoreLink Creator guides designers through the configuration and creation of an optimized and viable CoreLink CMN-600 interconnect fabric.

It addresses the most complex challenges associated with Interconnect configurability and assembly and enables a faster and easier design that produces a higher quality interconnect.

Get support

Community Forums

Suggested answer After first execution control goes to task 2 but i want him to go to task1 what i suppose to do here?
  • Real Time Operating Systems (RTOS)
0 votes 441 views 1 replies Latest 3 days ago by fixxxer Answer this
Suggested answer Is there any extra parameter needed to start networking on FVP_MPS2_M7 simulator?
  • Embedded Software
  • Cortex-M7
  • Simulation
  • Cortex-M3
  • networking
  • Fast Models
  • Cortex-M7 FVP
0 votes 1147 views 1 replies Latest 3 days ago by fixxxer Answer this
Suggested answer L1 cache BW 0 votes 561 views 2 replies Latest 3 days ago by fixxxer Answer this
Suggested answer Making ONVIF conformant surveillance camera with STM32H743.
  • stm32 h7
0 votes 1061 views 5 replies Latest 5 days ago by ibrahim1236 Answer this
Suggested answer Which ARM board will be most suitable?
  • Video Processor Embedded Algorithms
  • Video Processor
0 votes 1919 views 3 replies Latest 6 days ago by Dharmalingam.K Answer this
Suggested answer In AXI Why there is a read response in each data transfer? 0 votes 5518 views 4 replies Latest 6 days ago by Jenniferl Answer this
Suggested answer After first execution control goes to task 2 but i want him to go to task1 what i suppose to do here? Latest 3 days ago by fixxxer 1 replies 441 views
Suggested answer Is there any extra parameter needed to start networking on FVP_MPS2_M7 simulator? Latest 3 days ago by fixxxer 1 replies 1147 views
Suggested answer L1 cache BW Latest 3 days ago by fixxxer 2 replies 561 views
Suggested answer Making ONVIF conformant surveillance camera with STM32H743. Latest 5 days ago by ibrahim1236 5 replies 1061 views
Suggested answer Which ARM board will be most suitable? Latest 6 days ago by Dharmalingam.K 3 replies 1919 views
Suggested answer In AXI Why there is a read response in each data transfer? Latest 6 days ago by Jenniferl 4 replies 5518 views