Getting Started

The Arm CoreLink CMN-600 Coherent Mesh Network is designed for intelligent connected systems across a wide range of applications including networking infrastructure, storage, server, HPC, automotive, and industrial solutions.  The highly scalable mesh is optimized for Armv8-A processors and can be customized across a wide range of performance points. 


CMN-600 key features

High performance, scalable coherent mesh 

The scalable mesh network can be customized to meet system performance and area requirements. The native AMBA 5 CHI network provides high-frequency, non-blocking data transfers between compute, accelerator, and IO to shared memory resources.  

  • Custom, automated design with CoreLink Creator
  • Minimum size less than 1mm2 in 16nm
  • Frequencies greater than 2.5GHz
  • Coherent multichip link extends coherency off-chip


Specifications

Feature  Details  
AMBA specifications AMBA 5 CHI
Scalable mesh network Custom sizing and device placement  
Fully coherent CHI slave interfaces

1-32 fully coherent requesters, for example up to 128 Armv8-A processors

Agile System Cache 0MB-128MB shared between compute, accelerators, and IO
IO Coherent slave interface 1-96 IO interfaces
Memory and system master interfaces 1-8 memory interfaces
1-8 system interfaces
Coherency and snoop filter Integrated snoop filter reduces processor core snoops, and reduces system power
Coherent multichip links Extend coherency to multichip supporting the CCIX standard


Agile system cache

Keeping data on-chip greatly improves performance and efficiency. The integrated agile system cache was designed to boost IO throughput workloads such as networking and storage.

  • Shared cache for compute, accelerators, and IO.
  • Intelligent cache stashing allows accelerators and IO peripherals to allocate critical data to any cache level.
  • Far atomic operations supported within the Agile System Cache to enable high frequency updates of shared data such as counters.  
  • Programmable on-chip scratch pad RAM partitioning options allow applications to lock down critical data structures such as counters, statistics, and tables.      

Optimized for system performance

The CoreLink CMN-600 has been designed with the CoreLink DMC-620 to provide the highest performance coherent backplane for Armv8-A systems from small, efficient access points to data center solutions maximizing compute density. Notable highlights include:

  • 7.5x more compute.
  • 5x higher throughput.
  • 50% lower latency.
  • Sustainable bandwidth exceeding 1TB/s.


CoreLink Creator reduces SoC integration time

CoreLink Creator guides designers through the configuration and creation of an optimized and viable CoreLink CMN-600 interconnect fabric.

It addresses the most complex challenges associated with Interconnect configurability and assembly and enables a faster and easier design that produces a higher quality interconnect.

Get support

Community Blogs

Community Forums

Not answered In APB, Why do we use enable signal? (Don't care about PREADY) 0 votes 35 views 0 replies Started yesterday by INNS Answer this
Suggested answer DC/DC Controller SoC 0 votes 475 views 1 replies Latest 4 days ago by Andy Neil Answer this
Suggested answer AMBA 5 CHI : Does Interleaving of TxnID within a Multiple flits message allowed?
  • System on Chip (SoC)
  • AMBA 5 CHI
  • CHI
  • Cache Architecture
0 votes 610 views 1 replies Latest 7 days ago by IPDeveloper Answer this
Answered ARM vs Thumb vs Thumb2 instruction set
  • T32 (Thumb)
0 votes 9108 views 2 replies Latest 9 days ago by Kevin B Answer this
Answered ARM/THUMB instructions that change execution path?
  • Thumb
0 votes 62004 views 77 replies Latest 10 days ago by jakebunt Answer this
Not answered ACE-Lite 0 votes 412 views 0 replies Started 10 days ago by Ishan Answer this
Not answered In APB, Why do we use enable signal? (Don't care about PREADY) Started yesterday by INNS 0 replies 35 views
Suggested answer DC/DC Controller SoC Latest 4 days ago by Andy Neil 1 replies 475 views
Suggested answer AMBA 5 CHI : Does Interleaving of TxnID within a Multiple flits message allowed? Latest 7 days ago by IPDeveloper 1 replies 610 views
Answered ARM vs Thumb vs Thumb2 instruction set Latest 9 days ago by Kevin B 2 replies 9108 views
Answered ARM/THUMB instructions that change execution path? Latest 10 days ago by jakebunt 77 replies 62004 views
Not answered ACE-Lite Started 10 days ago by Ishan 0 replies 412 views