Getting Started

The Arm CoreLink CMN-600 Coherent Mesh Network is designed for intelligent connected systems across a wide range of applications including networking infrastructure, storage, server, HPC, automotive, and industrial solutions.  The highly scalable mesh is optimized for Armv8-A processors and can be customized across a wide range of performance points. 


CMN-600 key features

High performance, scalable coherent mesh 

The scalable mesh network can be customized to meet system performance and area requirements. The native AMBA 5 CHI network provides high-frequency, non-blocking data transfers between compute, accelerator, and IO to shared memory resources.  

  • Custom, automated design with CoreLink Creator
  • Minimum size less than 1mm2 in 16nm
  • Frequencies greater than 2.5GHz
  • Coherent multichip link extends coherency off-chip


Specifications

Feature  Details  
AMBA specifications AMBA 5 CHI
Scalable mesh network Custom sizing and device placement  
Fully coherent CHI slave interfaces

1-32 fully coherent requesters, for example up to 128 Armv8-A processors

Agile System Cache 0MB-128MB shared between compute, accelerators, and IO
IO Coherent slave interface 1-96 IO interfaces
Memory and system master interfaces 1-8 memory interfaces
1-8 system interfaces
Coherency and snoop filter Integrated snoop filter reduces processor core snoops, and reduces system power
Coherent multichip links Extend coherency to multichip supporting the CCIX standard


Agile system cache

Keeping data on-chip greatly improves performance and efficiency. The integrated agile system cache was designed to boost IO throughput workloads such as networking and storage.

  • Shared cache for compute, accelerators, and IO.
  • Intelligent cache stashing allows accelerators and IO peripherals to allocate critical data to any cache level.
  • Far atomic operations supported within the Agile System Cache to enable high frequency updates of shared data such as counters.  
  • Programmable on-chip scratch pad RAM partitioning options allow applications to lock down critical data structures such as counters, statistics, and tables.      

Optimized for system performance

The CoreLink CMN-600 has been designed with the CoreLink DMC-620 to provide the highest performance coherent backplane for Armv8-A systems from small, efficient access points to data center solutions maximizing compute density. Notable highlights include:

  • 7.5x more compute.
  • 5x higher throughput.
  • 50% lower latency.
  • Sustainable bandwidth exceeding 1TB/s.


CoreLink Creator reduces SoC integration time

CoreLink Creator guides designers through the configuration and creation of an optimized and viable CoreLink CMN-600 interconnect fabric.

It addresses the most complex challenges associated with Interconnect configurability and assembly and enables a faster and easier design that produces a higher quality interconnect.

Get support

Community Forums

Answered Forum FAQs
  • ARM Community
0 votes 3332 views 0 replies Started 4 months ago by Annie Answer this
Answered Forum FAQs
  • ARM Community
0 votes 3250 views 0 replies Started 4 months ago by Annie Answer this
Suggested answer Cortex M4 hard fault finding root cause on LPC4078 pc=0x0
  • R15 (PC Program Counter)
  • 3 (HardFault)
0 votes 1161 views 13 replies Latest yesterday by tobermory Answer this
Suggested answer ARM Cortex ICode, DCode, System buses
  • APB
  • AMBA
  • SRAM
  • Cortex-M3
  • Bus Architecture
  • Cortex-M
  • Memory
0 votes 15235 views 9 replies Latest 3 days ago by ele Answer this
Not answered How to know el1 is host kernel or guest kernel? 0 votes 46 views 0 replies Started 3 days ago by dange Answer this
Suggested answer What is the correct data in BUSY state? 0 votes 971 views 10 replies Latest 4 days ago by Colin Campbell Answer this
Answered Forum FAQs Started 4 months ago by Annie 0 replies 3332 views
Answered Forum FAQs Started 4 months ago by Annie 0 replies 3250 views
Suggested answer Cortex M4 hard fault finding root cause on LPC4078 pc=0x0 Latest yesterday by tobermory 13 replies 1161 views
Suggested answer ARM Cortex ICode, DCode, System buses Latest 3 days ago by ele 9 replies 15235 views
Not answered How to know el1 is host kernel or guest kernel? Started 3 days ago by dange 0 replies 46 views
Suggested answer What is the correct data in BUSY state? Latest 4 days ago by Colin Campbell 10 replies 971 views