Getting Started

Arm CoreSight technology is a set of tools that can be used to debug and trace software that runs on Arm-based SoCs. Debugging features are used to observe or modify the state of parts of the design, while trace features allow for continuous collection of system information for later off-line analysis. With CoreSight, both are used together at all stages in the design flow.

  • CoreSight Soc-600 Chip.
  • CoreSight Components

    • CoreSight SoC-600 
    • CoreSight SoC-400
    • System Trace Macrocell
    • Trace Memory Controller
    • CoreSight ELA-500 Embedded Logic Analyzer
      Find out more
    • A bug (representing debugging).
    • CoreSight Architecture

      • Serial Wire Debug
      • Arm Debug Interface (ADI) Architecture
      • Architecture Specifications
      • High Speed Serial Trace Port

      Find out more

    Tools Support

    CoreSight debug and trace is fully supported by Arm Development Studio for the bring-up and optimization of SoCs. It is also supported by a wide array of software and hardware debug tools companies, across all markets and regions. Some examples are: 

    • Debug of symmetric multi-processing and asymmetric multicore systems with Arm Development Studio.
    • Powerful interactive debugging with real-time visibility with Green Hills' TimeMachine.
    • Performance optimization using actual best/worst/average execution times at the instruction, block, function and task levels with Streamline.

    Highlights 

    CoreSight IP provides all the components needed to generate a debug and trace solution that also includes cross trigger and time-stamping distribution capabilities, as well as embedded logic analysis and system trace.

    CoreSight SoC components

    The CoreSight SoC components provide all the infrastructure required at the SoC level for building a complete debug and trace infrastructure for single and multi-processing units, such as Cortex processors. Arm offers a public CoreSight architecture specification describing standard interfaces and programmer views; this enables developers to integrate their debug and trace solution within the Arm CoreSight solution.

    The CoreSight technology offers an exhaustive range of trace macrocells including:

    • CoreSight Embedded Trace Macrocells (ETM)
    • Program Trace Macrocells (PTM)
    • System Trace Macrocell (STM)
    • Trace Memory Controller (TMC)

    Customer Successes

    Samsung

    "Arm CoreSight debug and trace technology was instrumental to the successful bring-up of the Exynos 7870. When designers are working on optimizations to eke out the maximum performance, there is peace of mind in knowing that CoreSight gives the best real-time trace delivering visibility onto the chip fast in order to fine tune the performance" Samsung Exynos 7870

    Xilinx

    "In addition, Arm CoreSight debug and trace technology was implemented in the chip’s development to provide on-chip visibility that enables fast diagnosis of bugs and performance analysis. Amongst other things, CoreSight ensures it meets the high quality standards required by ISO 26262." Xilinx Zynq-7000


    Resources

    Get support

    Arm support

    Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

    Arm training courses  Open a support case

    Community Blogs

    Community Forums

    Not answered Arm RTOS C++
    • Real Time Operating Systems (RTOS)
    • C++
    0 votes 43 views 0 replies Started yesterday by Rocketman46 Answer this
    Suggested answer SMMUv2 - Arm Corelink-MMU500 on Xilinx Zynq Ultrascale+
    • CoreLink MMU-500 System Memory Management Unit
    • Armv8-A
    • SMMUv2
    0 votes 72 views 1 replies Latest yesterday by 42Bastian Schick Answer this
    Suggested answer Axi4 Write Transaction
    • AMBA
    • AXI4
    0 votes 96 views 1 replies Latest 2 days ago by vstehle Answer this
    Not answered How to defined board.txt to STM32YYXX Series?
    • Microcontroller
    0 votes 46 views 0 replies Started 4 days ago by @chu!! Answer this
    Suggested answer boundary concept
    • AMBA
    • AXI
    • AHB
    0 votes 366 views 3 replies Latest 8 days ago by harrykayn Answer this
    Suggested answer State Machine for AHB-Lite Protocol
    • ahb-lite
    • AHB
    0 votes 232 views 3 replies Latest 10 days ago by Colin Campbell Answer this
    Not answered Arm RTOS C++ Started yesterday by Rocketman46 0 replies 43 views
    Suggested answer SMMUv2 - Arm Corelink-MMU500 on Xilinx Zynq Ultrascale+ Latest yesterday by 42Bastian Schick 1 replies 72 views
    Suggested answer Axi4 Write Transaction Latest 2 days ago by vstehle 1 replies 96 views
    Not answered How to defined board.txt to STM32YYXX Series? Started 4 days ago by @chu!! 0 replies 46 views
    Suggested answer boundary concept Latest 8 days ago by harrykayn 3 replies 366 views
    Suggested answer State Machine for AHB-Lite Protocol Latest 10 days ago by Colin Campbell 3 replies 232 views