Getting Started

Arm CoreSight technology is a set of tools that can be used to debug and trace software that runs on Arm-based SoCs. Debugging features are used to observe or modify the state of parts of the design, while trace features allow for continuous collection of system information for later off-line analysis. With CoreSight, both are used together at all stages in the design flow.

  • CoreSight Soc-600 Chip.
  • CoreSight Components

    • CoreSight SoC-600 
    • CoreSight SoC-600M
    • CoreSight SoC-400
    • System Trace Macrocell
    • Trace Memory Controller
    • CoreSight ELA-500
    • CoreSight ELA-600
    • CoreSight SDC-600
    Find out more
  • A bug (representing debugging).
  • CoreSight Architecture

    • Serial Wire Debug
    • Arm Debug Interface (ADI) Architecture
    • Architecture Specifications
    • High Speed Serial Trace Port

    Find out more

Tools Support

CoreSight debug and trace is fully supported by Arm Development Studio for the bring-up and optimization of SoCs. It is also supported by a wide array of software and hardware debug tools companies, across all markets and regions. Some examples are: 

  • Debug of symmetric multi-processing and asymmetric multicore systems with Arm Development Studio.
  • Powerful interactive debugging with real-time visibility with Green Hills' TimeMachine.
  • Performance optimization using actual best/worst/average execution times at the instruction, block, function and task levels with Streamline.

Highlights 

CoreSight IP provides all the components needed to generate a debug and trace solution that also includes cross trigger and time-stamping distribution capabilities, as well as embedded logic analysis and system trace.

CoreSight SoC components

The CoreSight SoC components provide all the infrastructure required at the SoC level for building a complete debug and trace infrastructure for single and multi-processing units, such as Cortex processors. Arm offers a public CoreSight architecture specification describing standard interfaces and programmer views; this enables developers to integrate their debug and trace solution within the Arm CoreSight solution.

The CoreSight technology offers an exhaustive range of trace macrocells including:

  • CoreSight Embedded Trace Macrocells (ETM)
  • Program Trace Macrocells (PTM)
  • System Trace Macrocell (STM)
  • Trace Memory Controller (TMC)

Customer Successes

Samsung

"Arm CoreSight debug and trace technology was instrumental to the successful bring-up of the Exynos 7870. When designers are working on optimizations to eke out the maximum performance, there is peace of mind in knowing that CoreSight gives the best real-time trace delivering visibility onto the chip fast in order to fine tune the performance" Samsung Exynos 7870

Xilinx

"In addition, Arm CoreSight debug and trace technology was implemented in the chip’s development to provide on-chip visibility that enables fast diagnosis of bugs and performance analysis. Amongst other things, CoreSight ensures it meets the high quality standards required by ISO 26262." Xilinx Zynq-7000


Resources

Get support

Community Forums

Answered Forum FAQs
  • ARM Community
0 votes 5201 views 0 replies Started 8 months ago by Annie Answer this
Answered Forum FAQs
  • ARM Community
0 votes 4557 views 0 replies Started 8 months ago by Annie Answer this
Answered HSELx behavior for One master to two slave transfer (back to back) for address A (slave1) and address B (slave2) 0 votes 120 views 2 replies Latest 11 hours ago by Tapas Answer this
Not answered A power electronics controls in C/C++ embedded and software pointer for PC program
  • C++
  • Simulation Models
  • Arm Assembly Language (ASM)
  • firmware
  • Hardware Modelling/Simulation
  • Arm Firmware Suite
0 votes 39 views 0 replies Started yesterday by Md Mubdiul Answer this
Suggested answer How to calculate AXI interleave depth and reorder depth.
  • AXI4
0 votes 3756 views 3 replies Latest 3 days ago by Koalassy Answer this
Answered One master to two slave transfer (back to back) behavior for address A (slave1) and address B (slave2) 0 votes 226 views 1 replies Latest 4 days ago by Colin Campbell Answer this
Answered Forum FAQs Started 8 months ago by Annie 0 replies 5201 views
Answered Forum FAQs Started 8 months ago by Annie 0 replies 4557 views
Answered HSELx behavior for One master to two slave transfer (back to back) for address A (slave1) and address B (slave2) Latest 11 hours ago by Tapas 2 replies 120 views
Not answered A power electronics controls in C/C++ embedded and software pointer for PC program Started yesterday by Md Mubdiul 0 replies 39 views
Suggested answer How to calculate AXI interleave depth and reorder depth. Latest 3 days ago by Koalassy 3 replies 3756 views
Answered One master to two slave transfer (back to back) behavior for address A (slave1) and address B (slave2) Latest 4 days ago by Colin Campbell 1 replies 226 views