The CoreSight ELA-600 Embedded Logic Analyzer inherits the debug capability and signal observability features of CoreSight ELA-500 with further optimization to improve data tracing efficiency and capacity. With CoreSight ELA-600, trigger condition can be set to initiate data tracing or output actions.
You also have the option of either storing trace data within CoreSight ELA-600 embedded SRAM in the same manner as CoreSight ELA-500 or aggregating them onto a larger memory area in the system/external to the SoC.
- Improve low-level signal observability and controllability in post-silicon debug.
- Shorten debug cycle by speeding up error root-cause analysis.
- Improve system efficiency with run-time signal monitoring and control.
CoreSight ELA-600 allows you to identify hard-to-diagnose bugs quickly. This accelerates silicon bring-up.
Start designing now
Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.
CoreSight ELA-500 and ELA-600 Comparison
CoreSight ELA-600 gives you additional enhancements that extend existing debug and trace use cases.
|Embedded RAM config|| ✔
|Data compression|| ✔
|Simultaneous trace of 2 SIGNALGRPs on same clock cycle||✔|
|Trigger state counters tracing||✔|
|32-bit segmented trigger state comparators||✔|
Technical Reference Manual
For system designers, systems integrators, and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.Read here
Useful documents and blogs for designing Arm-based SoCs:
Get support with Arm training courses and design reviews. You can also open a support case or manage existing cases.Arm training courses Arm Design Reviews Open a support case
|Suggested answer||Hard fault handler problem - Cortex-M0+||0 votes||800 views||2 replies||Latest 18 hours ago by Clonimus74||Answer this|
|Suggested answer||After first execution control goes to task 2 but i want him to go to task1 what i suppose to do here?||0 votes||454 views||1 replies||Latest 4 days ago by fixxxer||Answer this|
|Suggested answer||Is there any extra parameter needed to start networking on FVP_MPS2_M7 simulator?||0 votes||1158 views||1 replies||Latest 4 days ago by fixxxer||Answer this|
|Suggested answer||L1 cache BW||0 votes||582 views||2 replies||Latest 4 days ago by fixxxer||Answer this|
|Suggested answer||Making ONVIF conformant surveillance camera with STM32H743.||0 votes||1078 views||5 replies||Latest 6 days ago by ibrahim1236||Answer this|
|Suggested answer||Which ARM board will be most suitable?||0 votes||1931 views||3 replies||Latest 7 days ago by Dharmalingam.K||Answer this|
|Suggested answer||Hard fault handler problem - Cortex-M0+ Latest 18 hours ago by Clonimus74||2 replies 800 views|
|Suggested answer||After first execution control goes to task 2 but i want him to go to task1 what i suppose to do here? Latest 4 days ago by fixxxer||1 replies 454 views|
|Suggested answer||Is there any extra parameter needed to start networking on FVP_MPS2_M7 simulator? Latest 4 days ago by fixxxer||1 replies 1158 views|
|Suggested answer||L1 cache BW Latest 4 days ago by fixxxer||2 replies 582 views|
|Suggested answer||Making ONVIF conformant surveillance camera with STM32H743. Latest 6 days ago by ibrahim1236||5 replies 1078 views|
|Suggested answer||Which ARM board will be most suitable? Latest 7 days ago by Dharmalingam.K||3 replies 1931 views|