The CoreSight ELA-600 Embedded Logic Analyzer inherits the debug capability and signal observability features of CoreSight ELA-500 with further optimization to improve data tracing efficiency and capacity. With CoreSight ELA-600, trigger condition can be set to initiate data tracing or output actions.
You also have the option of either storing trace data within CoreSight ELA-600 embedded SRAM in the same manner as CoreSight ELA-500 or aggregating them onto a larger memory area in the system/external to the SoC.
- Improve low-level signal observability and controllability in post-silicon debug.
- Shorten debug cycle by speeding up error root-cause analysis.
- Improve system efficiency with run-time signal monitoring and control.
CoreSight ELA-600 allows you to identify hard-to-diagnose bugs quickly. This accelerates silicon bring-up.
Start designing now
Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.
CoreSight ELA-500 and ELA-600 Comparison
CoreSight ELA-600 gives you additional enhancements that extend existing debug and trace use cases.
|Embedded RAM config|| ✔
|Data compression|| ✔
|Simultaneous trace of 2 SIGNALGRPs on same clock cycle||✔|
|Trigger state counters tracing||✔|
|32-bit segmented trigger state comparators||✔|
Technical Reference Manual
For system designers, systems integrators, and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.Read here
Useful documents and blogs for designing Arm-based SoCs:
Get support with Arm training courses and design reviews. You can also open a support case or manage existing cases.Arm training courses Arm Design Reviews Open a support case
|Not answered||ICODE and DCODE Fetches||0 votes||86 views||0 replies||Started 2 days ago by eugch||Answer this|
|Not answered||Which ARM board will be most suitable?||0 votes||214 views||0 replies||Started 2 days ago by Surya||Answer this|
|Suggested answer||test cases for apb||0 votes||339 views||3 replies||Latest 3 days ago by Colin Campbell||Answer this|
|Suggested answer||what is different that change start address and use WSTRB signal for transfer||0 votes||253 views||1 replies||Latest 3 days ago by Colin Campbell||Answer this|
|Suggested answer||why use unaligned transfers in AXI||0 votes||235 views||1 replies||Latest 3 days ago by Colin Campbell||Answer this|
|Suggested answer||What purpose does SINGLE BURST feature in AHB serve?||0 votes||235 views||1 replies||Latest 5 days ago by Colin Campbell||Answer this|
|Not answered||ICODE and DCODE Fetches Started 2 days ago by eugch||0 replies 86 views|
|Not answered||Which ARM board will be most suitable? Started 2 days ago by Surya||0 replies 214 views|
|Suggested answer||test cases for apb Latest 3 days ago by Colin Campbell||3 replies 339 views|
|Suggested answer||what is different that change start address and use WSTRB signal for transfer Latest 3 days ago by Colin Campbell||1 replies 253 views|
|Suggested answer||why use unaligned transfers in AXI Latest 3 days ago by Colin Campbell||1 replies 235 views|
|Suggested answer||What purpose does SINGLE BURST feature in AHB serve? Latest 5 days ago by Colin Campbell||1 replies 235 views|