Arm CoreSight ELA-600 Embedded Logic Analyzer

CoreSight-ELA 600 Chip.

Getting Started

The CoreSight ELA-600 Embedded Logic Analyzer inherits the debug capability and signal observability features of CoreSight ELA-500 with further optimization to improve data tracing efficiency and capacity. With CoreSight ELA-600, trigger condition can be set to initiate data tracing or output actions.
You also have the option of either storing trace data within CoreSight ELA-600 embedded SRAM in the same manner as CoreSight ELA-500 or aggregating them onto a larger memory area in the system/external to the SoC. 

Benefits

  • Improve low-level signal observability and controllability in post-silicon debug.
  • Shorten debug cycle by speeding up error root-cause analysis.
  • Improve system efficiency with run-time signal monitoring and control.

Specifications

CoreSight ELA-600 allows you to identify hard-to-diagnose bugs quickly. This accelerates silicon bring-up.

ELA-600 schematic diagram showing 12 input group signals and main ELA-600 functions

CoreSight ELA-500 and ELA-600 Comparison

CoreSight ELA-600 gives you additional enhancements that extend existing debug and trace use cases.

Feature ELA-500 ELA-600
Trigger states 5 8
Embedded RAM config  ✔
  ✔
Data compression    ✔
ATB interface    ✔
Simultaneous trace of 2 SIGNALGRPs on same clock cycle    ✔
Trigger state counters tracing    ✔
32-bit segmented trigger state comparators    ✔

  • Manual containing technical information.

  • Technical Reference Manual

    For system designers, systems integrators, and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    Read here

Resources

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Blog post image
Functional Safety on Arm – Beyond Automotive

Arm has moved a long way from the days where our only ‘safety’ requirement was to provide ECC or parity protections on CPU RAMs and we are now able to offer a number of System IP, GPUs, ISPs and NPUs as Safety Ready products. With Arm’s extensive…

1 months ago by Antonio Priore
Blog post image
Docker enables Arm Cycle Model Studio on Ubuntu

Arm Cycle Model Studio (CMS) is a great tool to create SystemC simulation models from Verilog RTL source code. This articles shows how to use Docker to run CMS and create models on an Ubuntu machine.

2 months ago by Jason Andrews
Blog post image
Leading the Digital Transformation of the Car at IAA Frankfurt

This week at IAA New Mobility World, to demonstrate the future of in-car experiences, we are exhibiting a market-ready, scalable infotainment and cockpit control system from MediaTek and Mobica, featuring TomTom Navigation.

4 months ago by Andy Moore
Blog post image
Unlocking Cortex-A53's Safety Potential

Arm will be introducing a Software Test Library (STL) on the Cortex-A53 processor. This is the first applications processor to have self-test Library software provided by Arm.

4 months ago by James Scobie
Blog post image
AMBA ATP: Gaining momentum with workload modeling

This blog presents examples of AMBA ATP adoption and the benefits that Arm and its ecosystem partners deliver.

5 months ago by Francisco Socal
Blog post image
Introducing Arm’s Functional Safety Partnership Program

Arm is proud to announce the launch of its Functional Safety Partnership Program which brings together partners in Arm’s broad ecosystem who specialize in the area of functional safety.

5 months ago by Antonio Priore

Community Forums

Not answered Best most recent text on ARM arch 0 votes 38 views 0 replies Started 9 hours ago by d.ry Answer this
Not answered Readunique and cleanunique transactions in ACE protocol
  • AMBA
  • AMBA 4
  • AXI4
 0 votes 49 views 0 replies Started 10 hours ago by het Answer this
Suggested answer Store operations where the cache line is already cached (ACE protocol)
  • AMBA
  • AMBA 4
  • AXI
  • Interface
 2 votes 5764 views 7 replies Latest 10 hours ago by het Answer this
Suggested answer Raspberry pi 3 and .net 5 coreclr 1 votes 1950 views 2 replies Latest yesterday by delinaty Answer this
Not answered Embedded Multi-core inter communication 0 votes 85 views 0 replies Started 2 days ago by Benny Answer this
Suggested answer question about wireless sound transceiver 0 votes 348 views 1 replies Latest 2 days ago by Andy Neil Answer this
Not answered Best most recent text on ARM arch Started 9 hours ago by d.ry 0 replies 38 views
Not answered Readunique and cleanunique transactions in ACE protocol Started 10 hours ago by het 0 replies 49 views
Suggested answer Store operations where the cache line is already cached (ACE protocol) Latest 10 hours ago by het 7 replies 5764 views
Suggested answer Raspberry pi 3 and .net 5 coreclr Latest yesterday by delinaty 2 replies 1950 views
Not answered Embedded Multi-core inter communication Started 2 days ago by Benny 0 replies 85 views
Suggested answer question about wireless sound transceiver Latest 2 days ago by Andy Neil 1 replies 348 views