Arm CoreSight ELA-600 Embedded Logic Analyzer

CoreSight-ELA 600 Chip.

Getting Started

The CoreSight ELA-600 Embedded Logic Analyzer inherits the debug capability and signal observability features of CoreSight ELA-500 with further optimization to improve data tracing efficiency and capacity. With CoreSight ELA-600, trigger condition can be set to initiate data tracing or output actions.
You also have the option of either storing trace data within CoreSight ELA-600 embedded SRAM in the same manner as CoreSight ELA-500 or aggregating them onto a larger memory area in the system/external to the SoC. 

Benefits

  • Improve low-level signal observability and controllability in post-silicon debug.
  • Shorten debug cycle by speeding up error root-cause analysis.
  • Improve system efficiency with run-time signal monitoring and control.

Specifications

CoreSight ELA-600 allows you to identify hard-to-diagnose bugs quickly. This accelerates silicon bring-up.

ELA-600 schematic diagram showing 12 input group signals and main ELA-600 functions

CoreSight ELA-500 and ELA-600 Comparison

CoreSight ELA-600 gives you additional enhancements that extend existing debug and trace use cases.

Feature ELA-500 ELA-600
Trigger states 5 8
Embedded RAM config  ✔
 ✔
Data compression    ✔
ATB interface    ✔
Simultaneous trace of 2 SIGNALGRPs on same clock cycle    ✔
Trigger state counters tracing    ✔
32-bit segmented trigger state comparators    ✔


  • Manual containing technical information.
  • Technical Reference Manual

    For system designers, systems integrators, and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    Read here

Resources

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Not answered GreatCasinoCanada 0 votes 23 views 0 replies Started 7 hours ago by PhilippSmith Answer this
Not answered Aligned and unaligned word transfers on a 64-bit bus
  • AXI
  • AXI4
0 votes 29 views 0 replies Started 14 hours ago by Maria_d Answer this
Suggested answer CMSIS: Storage interface vs Flash interface - what's the difference ?
  • CMSIS
  • CMSIS-NN
0 votes 139 views 1 replies Latest yesterday by Vladimir Umek Answer this
Suggested answer What SBCs I need to choose?
  • Raspberry Pi
  • Maker Faire
  • Single Board Computer (SBC)
  • Development Boards
0 votes 138 views 1 replies Latest 2 days ago by Andy Neil Answer this
Not answered Does anyone knows why a documentation as ARM DSU 0030 is only available for licensees 0 votes 96 views 0 replies Started 2 days ago by JaWa Answer this
Suggested answer The meanings of AxCACHE 0 votes 210 views 1 replies Latest 5 days ago by Christopher Tory Answer this
Not answered GreatCasinoCanada Started 7 hours ago by PhilippSmith 0 replies 23 views
Not answered Aligned and unaligned word transfers on a 64-bit bus Started 14 hours ago by Maria_d 0 replies 29 views
Suggested answer CMSIS: Storage interface vs Flash interface - what's the difference ? Latest yesterday by Vladimir Umek 1 replies 139 views
Suggested answer What SBCs I need to choose? Latest 2 days ago by Andy Neil 1 replies 138 views
Not answered Does anyone knows why a documentation as ARM DSU 0030 is only available for licensees Started 2 days ago by JaWa 0 replies 96 views
Suggested answer The meanings of AxCACHE Latest 5 days ago by Christopher Tory 1 replies 210 views