Arm CoreSight ELA-600 Embedded Logic Analyzer

CoreSight-ELA 600 Chip.

Getting Started

The CoreSight ELA-600 Embedded Logic Analyzer inherits the debug capability and signal observability features of CoreSight ELA-500 with further optimization to improve data tracing efficiency and capacity. With CoreSight ELA-600, trigger condition can be set to initiate data tracing or output actions.
You also have the option of either storing trace data within CoreSight ELA-600 embedded SRAM in the same manner as CoreSight ELA-500 or aggregating them onto a larger memory area in the system/external to the SoC. 

Benefits

  • Improve low-level signal observability and controllability in post-silicon debug.
  • Shorten debug cycle by speeding up error root-cause analysis.
  • Improve system efficiency with run-time signal monitoring and control.

Specifications

CoreSight ELA-600 allows you to identify hard-to-diagnose bugs quickly. This accelerates silicon bring-up.

ELA-600 schematic diagram showing 12 input group signals and main ELA-600 functions

Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.

Learn more

CoreSight ELA-500 and ELA-600 Comparison

CoreSight ELA-600 gives you additional enhancements that extend existing debug and trace use cases.

Feature ELA-500 ELA-600
Trigger states 5 8
Embedded RAM config  ✔
  ✔
Data compression    ✔
ATB interface    ✔
Simultaneous trace of 2 SIGNALGRPs on same clock cycle    ✔
Trigger state counters tracing    ✔
32-bit segmented trigger state comparators    ✔

  • Manual containing technical information.

  • Technical Reference Manual

    For system designers, systems integrators, and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    Read here

Resources

Get support

Community Forums

Answered Forum FAQs
  • ARM Community
 0 votes 2868 views 0 replies Started 1 months ago by Annie Cracknell Answer this
Answered Forum FAQs
  • ARM Community
 0 votes 2878 views 0 replies Started 1 months ago by Annie Cracknell Answer this
Answered ethernet sample code 0 votes 958 views 9 replies Latest yesterday by SRIDHAR R Answer this
Not answered APB - Purpose of PADDR?
  • APB
  • APB Peripherals
  • AMBA 3 APB Interface
  • AMBA 2 APB Interface
 0 votes 50 views 0 replies Started yesterday by Kyle Kochan Answer this
Suggested answer Need help to choose MCU 0 votes 666 views 3 replies Latest 3 days ago by Oliver Beirne Answer this
Not answered Does it use a Slow Clock to turn off Main Clock? 0 votes 94 views 0 replies Started 9 days ago by Ridge Mao Answer this
Answered Forum FAQs Started 1 months ago by Annie Cracknell 0 replies 2868 views
Answered Forum FAQs Started 1 months ago by Annie Cracknell 0 replies 2878 views
Answered ethernet sample code Latest yesterday by SRIDHAR R 9 replies 958 views
Not answered APB - Purpose of PADDR? Started yesterday by Kyle Kochan 0 replies 50 views
Suggested answer Need help to choose MCU Latest 3 days ago by Oliver Beirne 3 replies 666 views
Not answered Does it use a Slow Clock to turn off Main Clock? Started 9 days ago by Ridge Mao 0 replies 94 views