Arm CoreSight ELA-600 Embedded Logic Analyzer

CoreSight-ELA 600 Chip.

Getting Started

The CoreSight ELA-600 Embedded Logic Analyzer inherits the debug capability and signal observability features of CoreSight ELA-500 with further optimization to improve data tracing efficiency and capacity. With CoreSight ELA-600, trigger condition can be set to initiate data tracing or output actions.
You also have the option of either storing trace data within CoreSight ELA-600 embedded SRAM in the same manner as CoreSight ELA-500 or aggregating them onto a larger memory area in the system/external to the SoC. 

Benefits

  • Improve low-level signal observability and controllability in post-silicon debug.
  • Shorten debug cycle by speeding up error root-cause analysis.
  • Improve system efficiency with run-time signal monitoring and control.

Specifications

CoreSight ELA-600 allows you to identify hard-to-diagnose bugs quickly. This accelerates silicon bring-up.

ELA-600 schematic diagram showing 12 input group signals and main ELA-600 functions

CoreSight ELA-500 and ELA-600 Comparison

CoreSight ELA-600 gives you additional enhancements that extend existing debug and trace use cases.

Feature ELA-500 ELA-600
Trigger states 5 8
Embedded RAM config  ✔
 ✔
Data compression    ✔
ATB interface    ✔
Simultaneous trace of 2 SIGNALGRPs on same clock cycle    ✔
Trigger state counters tracing    ✔
32-bit segmented trigger state comparators    ✔


  • Manual containing technical information.
  • Technical Reference Manual

    For system designers, systems integrators, and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    Read here

Resources

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Forums

Not answered AXI fixed burst to a slave with narrow data width
  • AXI
  • AXI4
  • Bus Architecture
0 votes 2 views 0 replies Started 6 hours ago by Sana Answer this
Suggested answer NOR, SPI, U-Boot, Kernal 0 votes 53 views 2 replies Latest 23 hours ago by Andy Neil Answer this
Answered Regarding implementation of a scenario in AHB protocol 0 votes 85 views 4 replies Latest yesterday by Suyash Sharma Answer this
Suggested answer How could CMN600 route snoop transactions to RN-F 0 votes 290 views 2 replies Latest 2 days ago by Joe Chen Answer this
Suggested answer Application scenarios of APB4 0 votes 318 views 1 replies Latest 3 days ago by Christopher Tory Answer this
Suggested answer Outstanding support in AXI slave 0 votes 261 views 1 replies Latest 3 days ago by Christopher Tory Answer this
Not answered AXI fixed burst to a slave with narrow data width Started 6 hours ago by Sana 0 replies 2 views
Suggested answer NOR, SPI, U-Boot, Kernal Latest 23 hours ago by Andy Neil 2 replies 53 views
Answered Regarding implementation of a scenario in AHB protocol Latest yesterday by Suyash Sharma 4 replies 85 views
Suggested answer How could CMN600 route snoop transactions to RN-F Latest 2 days ago by Joe Chen 2 replies 290 views
Suggested answer Application scenarios of APB4 Latest 3 days ago by Christopher Tory 1 replies 318 views
Suggested answer Outstanding support in AXI slave Latest 3 days ago by Christopher Tory 1 replies 261 views