Arm CoreSight ELA-600 Embedded Logic Analyzer

CoreSight-ELA 600 Chip.

Getting Started

The CoreSight ELA-600 Embedded Logic Analyzer inherits the debug capability and signal observability features of CoreSight ELA-500 with further optimization to improve data tracing efficiency and capacity. With CoreSight ELA-600, trigger condition can be set to initiate data tracing or output actions.
You also have the option of either storing trace data within CoreSight ELA-600 embedded SRAM in the same manner as CoreSight ELA-500 or aggregating them onto a larger memory area in the system/external to the SoC. 

Benefits

  • Improve low-level signal observability and controllability in post-silicon debug.
  • Shorten debug cycle by speeding up error root-cause analysis.
  • Improve system efficiency with run-time signal monitoring and control.

Specifications

CoreSight ELA-600 allows you to identify hard-to-diagnose bugs quickly. This accelerates silicon bring-up.

ELA-600 schematic diagram showing 12 input group signals and main ELA-600 functions

Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.

Learn more

CoreSight ELA-500 and ELA-600 Comparison

CoreSight ELA-600 gives you additional enhancements that extend existing debug and trace use cases.

Feature ELA-500 ELA-600
Trigger states 5 8
Embedded RAM config  ✔
  ✔
Data compression    ✔
ATB interface    ✔
Simultaneous trace of 2 SIGNALGRPs on same clock cycle    ✔
Trigger state counters tracing    ✔
32-bit segmented trigger state comparators    ✔

  • Manual containing technical information.

  • Technical Reference Manual

    For system designers, systems integrators, and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    Read here

Resources

Get support

Community Blogs

Blog post image
Simplifying workload modeling with AMBA ATP Engine

Following the release of the AMBA Adaptive Traffic Profiles (ATP) Specification, we are pleased to announce the AMBA ATP Engine, to further facilitate ATP’s adoption into a variety of platforms.

1 months ago by Francisco Socal
1
Blog post image
Development of Arm based systems with Synopsys Virtual Prototyping:…

Find out more about virtual prototyping from Synopsys as thousands of engineers around the world have been asked to work from home.

1 months ago by Jason Andrews
Blog post image
Accelerating Innovation for Safety Systems with Arm Flexible Access

Arm is proud to announce the addition of Arm Safety Packages for select IP within Arm Flexible Access, with the goal to make it easier for developers in the automotive and other safety-related industries to create SoCs.

4 months ago by Chet Babla
Blog post image
Functional Safety on Arm – Beyond Automotive

Arm has moved a long way from the days where our only ‘safety’ requirement was to provide ECC or parity protections on CPU RAMs and we are now able to offer a number of System IP, GPUs, ISPs and NPUs as Safety Ready products. With Arm’s extensive…

6 months ago by Antonio Priore
1
Blog post image
Docker enables Arm Cycle Model Studio on Ubuntu

Arm Cycle Model Studio (CMS) is a great tool to create SystemC simulation models from Verilog RTL source code. This articles shows how to use Docker to run CMS and create models on an Ubuntu machine.

8 months ago by Jason Andrews
2
Blog post image
Leading the Digital Transformation of the Car at IAA Frankfurt

This week at IAA New Mobility World, to demonstrate the future of in-car experiences, we are exhibiting a market-ready, scalable infotainment and cockpit control system from MediaTek and Mobica, featuring TomTom Navigation.

9 months ago by Andy Moore

Community Forums

Not answered ACE-Lite 0 votes 1 views 0 replies Started 5 hours ago by Pheonix Answer this
Not answered Porting to U-boot driver model and device tree control (for ARM-based design)
  • Peripheral Devices
  • U-Boot
 0 votes 182 views 0 replies Started yesterday by Rob Damico Answer this
Not answered httpd web server on stm32f407vg
  • STM32 F4
 0 votes 165 views 0 replies Started yesterday by rpj Answer this
Not answered AXI4 transaction attributes 0 votes 193 views 0 replies Started 5 days ago by Ravi V. Answer this
Suggested answer AMBA 5 CHI Link Layer (L-Credit Return)
  • AMBA 5 CHI
  • CHI
  • Cache Coherent Interconnect
  • AMBA 5
 0 votes 1785 views 3 replies Latest 6 days ago by Christopher Tory Answer this
Answered Is AXI4 Ordered write observation used to support PCIE Producer/Consumer ordering model?
  • AXI4
 0 votes 319 views 1 replies Latest 7 days ago by Christopher Tory Answer this
Not answered ACE-Lite Started 5 hours ago by Pheonix 0 replies 1 views
Not answered Porting to U-boot driver model and device tree control (for ARM-based design) Started yesterday by Rob Damico 0 replies 182 views
Not answered httpd web server on stm32f407vg Started yesterday by rpj 0 replies 165 views
Not answered AXI4 transaction attributes Started 5 days ago by Ravi V. 0 replies 193 views
Suggested answer AMBA 5 CHI Link Layer (L-Credit Return) Latest 6 days ago by Christopher Tory 3 replies 1785 views
Answered Is AXI4 Ordered write observation used to support PCIE Producer/Consumer ordering model? Latest 7 days ago by Christopher Tory 1 replies 319 views