Arm CoreSight ELA-600 Embedded Logic Analyzer

CoreSight-ELA 600 Chip.

Getting Started

The CoreSight ELA-600 Embedded Logic Analyzer inherits the debug capability and signal observability features of CoreSight ELA-500 with further optimization to improve data tracing efficiency and capacity. With CoreSight ELA-600, trigger condition can be set to initiate data tracing or output actions.
You also have the option of either storing trace data within CoreSight ELA-600 embedded SRAM in the same manner as CoreSight ELA-500 or aggregating them onto a larger memory area in the system/external to the SoC. 

Benefits

  • Improve low-level signal observability and controllability in post-silicon debug.
  • Shorten debug cycle by speeding up error root-cause analysis.
  • Improve system efficiency with run-time signal monitoring and control.

Highlights

CoreSight ELA-600 allows you to identify hard-to-diagnose bugs quickly. This accelerates silicon bring-up.

ELA-600 schematic diagram showing 12 input group signals and main ELA-600 functions

CoreSight ELA-500 and ELA-600 Comparison

CoreSight ELA-600 gives you additional enhancements that extend existing debug and trace use cases.

Feature

ELA-500

ELA-600

Trigger states

5

8

Embedded RAM config

✔

✔

Data compression

✔

ATB interface

✔

Simultaneous trace of 2 SIGNALGRPs on same clock cycle

✔

Trigger state counters tracing

✔

32-bit segmented trigger state comparators

✔

  • Manual containing technical information.

  • Technical Reference Manual

    For system designers, systems integrators, and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    Read here

Resources

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Blog post image
Highlights from Hannover Messe 2019

Arm showcased its IoT technology for the visitors of Hannover Messe 2019, the world’s largest industrial trade show.

13 days ago by Kristen
1
Blog post image
eVolution: Humanising the Future of Mobility

How do you sell in the idea of a self-driving car? Dean Johnson introduces us to Autonomous Adam, and explains why we must humanise the future of mobility.

15 days ago by Dean Johnson
Blog post image
AMBA Adaptive Traffic Profiles

AMBA ATP is a framework designed to generate synthetic stimuli in a simple way. It is for hardware and software engineers needing to design or debug systems and modules that are compatible with AMBA specifications.

22 days ago by Matteo Maria Andreozzi
2
Blog post image
After Embedded World: What’s Next for Embedded ML?

There’s no denying that Embedded World (EW) is a whirlwind – 1000 exhibits, 35,000 visitors and over 2,000 industry participants – but now that it’s all over and the dust has settled, I wanted to take a moment to reflect on it...

1 months ago by Dylan Zika
Blog post image
How Arm is powering the road to cleaner smarter vehicles

It’s important to fully understand the requirements of different types of engines, whether it’s a conventional internal combustion engine, hybrid or fully electric powertrain. So, how is Arm powering these different types of vehicles today and how…

1 months ago by James Scobie
Blog post image
Novatek advancing digital television with Arm POP IP on TSMC 22nm ULP

Television systems are entering a new and revolutionary era. Higher resolution video, vastly expanded services, and new AI-powered functions will drive user demand and unit growth.

1 months ago by Kiran Burli
1

Community Forums

Not answered How to defined board.txt to STM32YYXX Series?
  • Microcontroller
 0 votes 36 views 0 replies Started 2 days ago by @chu!! Answer this
Not answered SMMUv2 - Arm Corelink-MMU500 on Xilinx Zynq Ultrascale+
  • CoreLink MMU-500 System Memory Management Unit
  • Armv8-A
  • SMMUv2
 0 votes 45 views 0 replies Started 4 days ago by Ciro Donnarumma Answer this
Suggested answer boundary concept
  • AMBA
  • AXI
  • AHB
 0 votes 349 views 3 replies Latest 6 days ago by harrykayn Answer this
Suggested answer State Machine for AHB-Lite Protocol
  • ahb-lite
  • AHB
 0 votes 220 views 3 replies Latest 8 days ago by Colin Campbell Answer this
Suggested answer Amba Adaptive Traffic Profiles question
  • AMBA
 0 votes 141 views 1 replies Latest 11 days ago by Matteo Maria Andreozzi Answer this
Answered [AXI protocol] Is a master allowed to disable byte lanes in a non-narrow WRAP burst?
  • AXI
 0 votes 221 views 2 replies Latest 12 days ago by Zax Answer this
Not answered How to defined board.txt to STM32YYXX Series? Started 2 days ago by @chu!! 0 replies 36 views
Not answered SMMUv2 - Arm Corelink-MMU500 on Xilinx Zynq Ultrascale+ Started 4 days ago by Ciro Donnarumma 0 replies 45 views
Suggested answer boundary concept Latest 6 days ago by harrykayn 3 replies 349 views
Suggested answer State Machine for AHB-Lite Protocol Latest 8 days ago by Colin Campbell 3 replies 220 views
Suggested answer Amba Adaptive Traffic Profiles question Latest 11 days ago by Matteo Maria Andreozzi 1 replies 141 views
Answered [AXI protocol] Is a master allowed to disable byte lanes in a non-narrow WRAP burst? Latest 12 days ago by Zax 2 replies 221 views