The Arm CoreSight SDC-600 Secure Debug Channel

CoreSight SDC-600 Chip.

Getting Started

The Arm CoreSight SDC-600 Secure Debug Channel, provides a dedicated path to a debugged system for authenticating debug accesses. Key benefits include:

  • A standardized communication protocol
  • The first layer of protection against debug access attacks
  • Robust security solution with Arm Security IP

Specifications

Conventional Secure JTAG Controller CoreSight SDC-600
Need for external JTAG pins exposure Functional IO/JTAG pins
Simple key-based authentication Certificate and key-based authentication
No / lack of cryptographic involvement Fully interoperable with Crypto IP
Customized communication protocol Standard and open communication protocol

Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.

Key features

Authenticated debug through an always-on communication channel

CoreSight SDC-600 addresses the security needs of modern day devices, by allowing silicon and tool vendors to enforce protection and to police debug accesses into the system. This is achieved through a debug certificate, exchanged through a dedicated communication path of CoreSight SDC-600.

Complete end-to-end security solution

CoreSight SDC-600 is intended to work closely with Cryptographic elements, to provide a robust security solution through debug certificate authentication. Arm ensures that CoreSight SDC-600 is designed and tested, to work efficiently with Arm CoreSight IP and Arm Security IP. This provides the most reliable and predictable security implementation for authenticating debug accesses. 

Promoting efficient ecosystem adoption

CoreSight SDC-600 implements the Arm recommended communication protocol, which enables efficient handshake communication between an external agent and target system.

Get support

Community Forums

Not answered ICODE and DCODE Fetches
  • Cortex-M3
0 votes 379 views 0 replies Started 5 days ago by eugch Answer this
Not answered Which ARM board will be most suitable?
  • Video Processor Embedded Algorithms
  • Video Processor
0 votes 254 views 0 replies Started 6 days ago by Surya Answer this
Suggested answer test cases for apb 0 votes 659 views 3 replies Latest 6 days ago by Colin Campbell Answer this
Suggested answer what is different that change start address and use WSTRB signal for transfer 0 votes 467 views 1 replies Latest 7 days ago by Colin Campbell Answer this
Suggested answer why use unaligned transfers in AXI 0 votes 424 views 1 replies Latest 7 days ago by Colin Campbell Answer this
Suggested answer What purpose does SINGLE BURST feature in AHB serve? 0 votes 389 views 1 replies Latest 9 days ago by Colin Campbell Answer this
Not answered ICODE and DCODE Fetches Started 5 days ago by eugch 0 replies 379 views
Not answered Which ARM board will be most suitable? Started 6 days ago by Surya 0 replies 254 views
Suggested answer test cases for apb Latest 6 days ago by Colin Campbell 3 replies 659 views
Suggested answer what is different that change start address and use WSTRB signal for transfer Latest 7 days ago by Colin Campbell 1 replies 467 views
Suggested answer why use unaligned transfers in AXI Latest 7 days ago by Colin Campbell 1 replies 424 views
Suggested answer What purpose does SINGLE BURST feature in AHB serve? Latest 9 days ago by Colin Campbell 1 replies 389 views