The Arm CoreSight SDC-600 Secure Debug Channel

CoreSight SDC-600 Chip.

Getting Started

The Arm CoreSight SDC-600 Secure Debug Channel, provides a dedicated path to a debugged system for authenticating debug accesses. Key benefits include:

  • A standardized communication protocol
  • The first layer of protection against debug access attacks
  • Robust security solution with Arm Security IP

Specifications

Conventional Secure JTAG Controller CoreSight SDC-600
Need for external JTAG pins exposure Functional IO/JTAG pins
Simple key-based authentication Certificate and key-based authentication
No / lack of cryptographic involvement Fully interoperable with Crypto IP
Customized communication protocol Standard and open communication protocol

Key features

Authenticated debug through an always-on communication channel

CoreSight SDC-600 addresses the security needs of modern day devices, by allowing silicon and tool vendors to enforce protection and to police debug accesses into the system. This is achieved through a debug certificate, exchanged through a dedicated communication path of CoreSight SDC-600.

Complete end-to-end security solution

CoreSight SDC-600 is intended to work closely with Cryptographic elements, to provide a robust security solution through debug certificate authentication. Arm ensures that CoreSight SDC-600 is designed and tested, to work efficiently with Arm CoreSight IP and Arm Security IP. This provides the most reliable and predictable security implementation for authenticating debug accesses. 

Promoting efficient ecosystem adoption

CoreSight SDC-600 implements the Arm recommended communication protocol, which enables efficient handshake communication between an external agent and target system.

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Answered what action will be performed by the master based on the read and write responce in axi 4?
  • AXI
  • AXI4
0 votes 80 views 1 replies Latest 2 days ago by Colin Campbell Answer this
Answered ACE protocol : Eviction and snoop request at same time
  • AMBA
  • l1
  • ACE
  • cache
0 votes 374 views 1 replies Latest 10 days ago by Christopher Tory Answer this
Suggested answer AXI3 write data interleaving with same AWID
  • AMBA
  • AXI
0 votes 433 views 4 replies Latest 10 days ago by mveereshm622 Answer this
Suggested answer AHB revisions from AHB3 to AHB5
  • AMBA
  • AHB
0 votes 165 views 1 replies Latest 11 days ago by Colin Campbell Answer this
Suggested answer Burst termination with BUSY transfer on AHB
  • AMBA
  • AHB
0 votes 150 views 1 replies Latest 11 days ago by Colin Campbell Answer this
Suggested answer Regarding retry response
  • AMBA
  • AHB
0 votes 139 views 1 replies Latest 11 days ago by Colin Campbell Answer this
Answered what action will be performed by the master based on the read and write responce in axi 4? Latest 2 days ago by Colin Campbell 1 replies 80 views
Answered ACE protocol : Eviction and snoop request at same time Latest 10 days ago by Christopher Tory 1 replies 374 views
Suggested answer AXI3 write data interleaving with same AWID Latest 10 days ago by mveereshm622 4 replies 433 views
Suggested answer AHB revisions from AHB3 to AHB5 Latest 11 days ago by Colin Campbell 1 replies 165 views
Suggested answer Burst termination with BUSY transfer on AHB Latest 11 days ago by Colin Campbell 1 replies 150 views
Suggested answer Regarding retry response Latest 11 days ago by Colin Campbell 1 replies 139 views