The Arm CoreSight SDC-600 Secure Debug Channel

CoreSight SDC-600 Chip.

Getting Started

The Arm CoreSight SDC-600 Secure Debug Channel, provides a dedicated path to a debugged system for authenticating debug accesses. Key benefits include:

  • A standardized communication protocol
  • The first layer of protection against debug access attacks
  • Robust security solution with Arm Security IP

Specifications

Conventional Secure JTAG Controller CoreSight SDC-600
Need for external JTAG pins exposure Functional IO/JTAG pins
Simple key-based authentication Certificate and key-based authentication
No / lack of cryptographic involvement Fully interoperable with Crypto IP
Customized communication protocol Standard and open communication protocol

Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.

Learn more

Key features

Authenticated debug through an always-on communication channel

CoreSight SDC-600 addresses the security needs of modern day devices, by allowing silicon and tool vendors to enforce protection and to police debug accesses into the system. This is achieved through a debug certificate, exchanged through a dedicated communication path of CoreSight SDC-600.

Complete end-to-end security solution

CoreSight SDC-600 is intended to work closely with Cryptographic elements, to provide a robust security solution through debug certificate authentication. Arm ensures that CoreSight SDC-600 is designed and tested, to work efficiently with Arm CoreSight IP and Arm Security IP. This provides the most reliable and predictable security implementation for authenticating debug accesses. 

Promoting efficient ecosystem adoption

CoreSight SDC-600 implements the Arm recommended communication protocol, which enables efficient handshake communication between an external agent and target system.

Get support

Community Blogs

Blog post image
Docker enables Arm Cycle Model Studio on Ubuntu

Arm Cycle Model Studio (CMS) is a great tool to create SystemC simulation models from Verilog RTL source code. This articles shows how to use Docker to run CMS and create models on an Ubuntu machine.

23 days ago by Jason Andrews
Blog post image
Leading the Digital Transformation of the Car at IAA Frankfurt

This week at IAA New Mobility World, to demonstrate the future of in-car experiences, we are exhibiting a market-ready, scalable infotainment and cockpit control system from MediaTek and Mobica, featuring TomTom Navigation.

2 months ago by Andy Moore
Blog post image
Unlocking Cortex-A53's Safety Potential

Arm will be introducing a Software Test Library (STL) on the Cortex-A53 processor. This is the first applications processor to have self-test Library software provided by Arm.

2 months ago by James Scobie
Blog post image
AMBA ATP: Gaining momentum with workload modeling

This blog presents examples of AMBA ATP adoption and the benefits that Arm and its ecosystem partners deliver.

3 months ago by Francisco Socal
Blog post image
Introducing Arm’s Functional Safety Partnership Program

Arm is proud to announce the launch of its Functional Safety Partnership Program which brings together partners in Arm’s broad ecosystem who specialize in the area of functional safety.

3 months ago by Antonio Priore
Blog post image
Highlights from Hannover Messe 2019

Arm showcased its IoT technology for the visitors of Hannover Messe 2019, the world’s largest industrial trade show.

7 months ago by Kristen
1

Community Forums

Not answered WID not present in AXI4 0 votes 91 views 0 replies Started 13 hours ago by Ravi V. Answer this
Not answered Vacuum pump waste gas treatment equipment 0 votes 143 views 0 replies Started yesterday by lay1014 Answer this
Answered arm9 family nuvoton 0 votes 675 views 1 replies Latest yesterday by sridhar6994 Answer this
Answered NUVOTON N9H 0 votes 1417 views 6 replies Latest yesterday by sridhar6994 Answer this
Not answered How to get Interrupt number (IRQ number) during kernel panic in interrupt context?
  • CoreLink GIC-400 Generic Interrupt Controller
  • Interrupt Handling
 0 votes 330 views 0 replies Started yesterday by Rajeshkumar Answer this
Answered FIXED WRITE transfer of AWLEN=8'd4 in AXI4 0 votes 300 views 1 replies Latest 3 days ago by Colin Campbell Answer this
Not answered WID not present in AXI4 Started 13 hours ago by Ravi V. 0 replies 91 views
Not answered Vacuum pump waste gas treatment equipment Started yesterday by lay1014 0 replies 143 views
Answered arm9 family nuvoton Latest yesterday by sridhar6994 1 replies 675 views
Answered NUVOTON N9H Latest yesterday by sridhar6994 6 replies 1417 views
Not answered How to get Interrupt number (IRQ number) during kernel panic in interrupt context? Started yesterday by Rajeshkumar 0 replies 330 views
Answered FIXED WRITE transfer of AWLEN=8'd4 in AXI4 Latest 3 days ago by Colin Campbell 1 replies 300 views