System Trace Macrocell

Getting Started

The Arm CoreSight System Trace Macrocell (STM) is a trace source that enables real-time instrumentation of software with no impact on system behavior or performance. For software, system and hardware engineers, visibility of the complete system is now critical. This is due to the need to deliver high performance, power optimized systems in shorter development cycles.

The Arm CoreSight System Trace Macrocell (STM) extends low-cost real-time visibility of software and hardware execution to all software developers. In particular application and kernel developers, enabling rich, optimized and low power software on Arm processor-powered devices across the whole supply chain.

Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.


  • A program that is running on a desktop.
  • CoreSight technical introduction

    Learn about the basics of Arm CoreSight debug and trace technology, and how to implement it in a system.

    Read here
  • A program that is running on a desktop.
  • Introduction to CoreSight SoC-400

    This short video introduces the motivation behind the requirement for debug and trace, and provides an overview of how CoreSight SoC-400 can help build this functionality into SoC designs.

    Watch video
  • A program that is running on a desktop.
  • Better trace for better software with Arm CoreSight

    This white paper explores the limitations of existing software debug and trace technologies, and explains how the Arm CoreSight System Trace Macrocell (STM) and Trace Memory Controller (TMC) enable system level visibility to more developers. This reduces latency and increases throughput, at the same time as applying existing open source trace infrastructures.

    Read here
  • A program that is running on a desktop.
  • Low pin-count debug interfaces for multi-device systems

    This white paper examines some alternatives to JTAG as a debug interface, and concludes that a serial wire debug interface can be delivered with lower pin-count and higher performance, and maintain support for multiprocessor systems and interoperability with test.

    Read here
  • A development Board.
  • Key steps to create a debug and trace solution for an Arm SoC

    The global cost of debugging software has risen to $312 billion annually. This whitepaper outlines the key steps to create a debug and trace solution for an Arm SoC.

    Read here

Get support

Community Forums

Answered Forum FAQs
  • ARM Community
0 votes 2879 views 0 replies Started 2 months ago by Annie Cracknell Answer this
Answered Forum FAQs
  • ARM Community
0 votes 2887 views 0 replies Started 2 months ago by Annie Cracknell Answer this
Suggested answer APB - Purpose of PADDR?
  • APB
  • APB Peripherals
  • AMBA 3 APB Interface
  • AMBA 2 APB Interface
0 votes 87 views 1 replies Latest 7 hours ago by Colin Campbell Answer this
Suggested answer New member 0 votes 44 views 1 replies Latest 13 hours ago by Andy Neil Answer this
Answered ethernet sample code 0 votes 1024 views 9 replies Latest 3 days ago by SRIDHAR R Answer this
Suggested answer Need help to choose MCU 0 votes 688 views 3 replies Latest 6 days ago by Oliver Beirne Answer this
Answered Forum FAQs Started 2 months ago by Annie Cracknell 0 replies 2879 views
Answered Forum FAQs Started 2 months ago by Annie Cracknell 0 replies 2887 views
Suggested answer APB - Purpose of PADDR? Latest 7 hours ago by Colin Campbell 1 replies 87 views
Suggested answer New member Latest 13 hours ago by Andy Neil 1 replies 44 views
Answered ethernet sample code Latest 3 days ago by SRIDHAR R 9 replies 1024 views
Suggested answer Need help to choose MCU Latest 6 days ago by Oliver Beirne 3 replies 688 views