Getting Started

Optimized and efficient access to the DRAM is critical to the performance of any chip. As the number of processing elements on a chip increases, so does the demand for data. With DRAM technology transitioning to DDR4 for infrastructure and LPDDR4 for mobile and consumer applications, not only does the frequency of DRAM operation increase significantly, but also the complexity of making the best use of the DRAM bandwidth to deliver high Quality of Service (QoS) at low power, increases. Managing the differing demands of multiple processing elements while delivering maximum DRAM bandwidth is the primary challenge addressed by the Dynamic Memory Controller (DMC).

The Dynamic Memory Controller family

CoreLink DMC-500 Dynamic Memory Controller

CoreLink DMC-500 Dynamic Memory Controller

  • Specifically designed for low power operation in mobile, consumer and embedded applications that utilize LPDDR4 and LPDDR3 memories
  • Optimized for best memory bandwidth at low latencies with Arm CoreLink CCI and NIC




CoreLink DMC-520 Dynamic Memory Controller

CoreLink DMC-520 Dynamic Memory Controller

  • Targeted at applications in server, networking and high-performance computing, using DDR4 and DDR3 memories
    • Supports enterprise-class requirements for high-density DIMMs, error correction codes and reliability with ease-of-use Optimized for highest performance with the CoreLink CCN family


DMC-620

CoreLink DMC-620 Dynamic Memory Controller

  • Builds on top of DMC-520 features to provide the best performance with RAS and end-to-end QoS support with CoreLink CMN-600.
  • Reduces static pipeline latency by up to 50% compared to DMC-520. Expands support for 3DS DRAM with extended virtual rank support.
  • Improves memory access latency for Arm Cortex v8-A processors significantly under common operating conditions.

Get support

Community Forums

Answered Forum FAQs
  • ARM Community
 0 votes 3660 views 0 replies Started 6 months ago by Annie Answer this
Answered Forum FAQs
  • ARM Community
 0 votes 3466 views 0 replies Started 6 months ago by Annie Answer this
Suggested answer Where do I find the physical size of the Dstream-PT? 0 votes 74 views 1 replies Latest yesterday by Annie Answer this
Not answered about axi protocol 0 votes 40 views 0 replies Started yesterday by pranayreddy Answer this
Not answered Can anybody brief about all Read Transactions which CHI protocol provides
  • AMBA 5 CHI
 0 votes 59 views 0 replies Started 2 days ago by verif_engg Answer this
Suggested answer PSLVERR is optional for APB Master?
  • AMBA 3 APB Interface
 0 votes 232 views 1 replies Latest 6 days ago by Colin Campbell Answer this
Answered Forum FAQs Started 6 months ago by Annie 0 replies 3660 views
Answered Forum FAQs Started 6 months ago by Annie 0 replies 3466 views
Suggested answer Where do I find the physical size of the Dstream-PT? Latest yesterday by Annie 1 replies 74 views
Not answered about axi protocol Started yesterday by pranayreddy 0 replies 40 views
Not answered Can anybody brief about all Read Transactions which CHI protocol provides Started 2 days ago by verif_engg 0 replies 59 views
Suggested answer PSLVERR is optional for APB Master? Latest 6 days ago by Colin Campbell 1 replies 232 views