The CoreLink DMC-500 Dynamic Memory Controller provides power-efficient access to LPDDR4 and LPDDR3 memory in mobile, consumer, and embedded designs. The DMC-500 supports dual AXI4 system interfaces and a single DFI 4.0 memory interface.
- Delivering best performance per watt for data transfers from SoC to memory.
- Best combination of features, power, cost, and performance.
- Fast, dual-port AXI4 system interface for transferring data to LPDDR4 and LPDDR3 DRAM memories.
|Maximum DDR speeds||LPDDR3-2133, LPDDR4-4267|
|Memory width||x32 LPDDR3, x16 LPDDR4, Dual-channel for x32 LPDDR4|
|Chip Selects (per channel)||2|
|QoS||QoS based scheduling algorithm, non-blocking paths to DRAM through CCI|
|Low power||All DRAM power modes are supported and hierarchical clock gating throughout the DMC|
CoreLink DMC-500 key features
System Optimized DMC with support for two AXI4 128-bit wide system interfaces
- One interface for channeling coherent traffic from CoreLink CCI-550 or CoreLink CCI-500 interconnect.
- One interface for supporting real-time or display, or other non-coherent traffic that demands a guaranteed maximum latency.
Single 128-bit wide DFI 4.0 memory interface
- Supporting x16 LPDDR4 up to DDR-4267 and x32 LPDDR3 up to DDR-2133 transfer, dual-DMC channel support for x32 LPDDR4.
- Support for clock gating, dynamic frequency change, and memory low-power modes for optimized power consumption.
- Integration-verified with industry-standard DFI-compatible DDR PHYs.
Integrated TrustZone Controller
- Enabling secure media path protection for Ultra-HD content from Mali multimedia to memory.
- QoS improvements over previous generation reducing average and maximum CPU latency.
- End-to-end QoS optimized with CCI-550 using QoSACCEPT protocol.
CoreLink DMC-500 Characteristics
CoreLink DMC-500 utilizes LPDDR4 which is the most advanced mobile memory technology available today. LPDDR4 lowers power consumption while accessing memory due to a narrower datapath, and improves the speed at which bits are transferred to-and-from memory. System-wide QoS designed and tested with CoreLink CCI-550, CoreLink CCI-500, Cortex-A53 and Cortex-A72 processors, and Mali GPU.
CoreLink DMC-500 Technical Reference Manual
For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.DMC-500 TRM
AMBA 4 ACE Specification
CoreLink DMC-500 is built on the AMBA AXI4 specification, targeting high bandwidth, high clock frequency system designs.AMBA specs
Documents and blogs that will help users design Arm-based SoCs.
Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.Arm training courses Open a support case
|Not answered||CCN-502 profiling: how do I know which port HN-F is attached to?||0 votes||133 views||0 replies||Started yesterday by Oscar Huang||Answer this|
|Not answered||outsanading behaviour in AXI Vs memory latency||0 votes||364 views||0 replies||Started 3 days ago by vereng||Answer this|
|Suggested answer||ARM AMBA AXI4 read channel information||0 votes||965 views||1 replies||Latest 4 days ago by Colin Campbell||Answer this|
|Suggested answer||stm32h753 rtc resets after power down (vbat is connected)||0 votes||1201 views||1 replies||Latest 5 days ago by Andy Neil||Answer this|
|Suggested answer||I2C problem on Cypress PSoC3 (with EEPROM and FRAM too)||0 votes||856 views||3 replies||Latest 5 days ago by Andy Neil||Answer this|
|Answered||outstanding transaction in AXI4 protocol||0 votes||8278 views||4 replies||Latest 7 days ago by Colin Campbell||Answer this|
|Not answered||CCN-502 profiling: how do I know which port HN-F is attached to? Started yesterday by Oscar Huang||0 replies 133 views|
|Not answered||outsanading behaviour in AXI Vs memory latency Started 3 days ago by vereng||0 replies 364 views|
|Suggested answer||ARM AMBA AXI4 read channel information Latest 4 days ago by Colin Campbell||1 replies 965 views|
|Suggested answer||stm32h753 rtc resets after power down (vbat is connected) Latest 5 days ago by Andy Neil||1 replies 1201 views|
|Suggested answer||I2C problem on Cypress PSoC3 (with EEPROM and FRAM too) Latest 5 days ago by Andy Neil||3 replies 856 views|
|Answered||outstanding transaction in AXI4 protocol Latest 7 days ago by Colin Campbell||4 replies 8278 views|