CoreLink DMC-500

The Arm CoreLink DMC-500 Dynamic Memory Controller

Getting Started

The CoreLink DMC-500 Dynamic Memory Controller provides power-efficient access to LPDDR4 and LPDDR3 memory in mobile, consumer, and embedded designs. The DMC-500 supports dual AXI4 system interfaces and a single DFI 4.0 memory interface.

  • Delivering best performance per watt for data transfers from SoC to memory.
  • Best combination of features, power, cost, and performance.
  • Fast, dual-port AXI4 system interface for transferring data to LPDDR4 and LPDDR3 DRAM memories.
Premium Mobile Cortex A-72 System Diagram.

Specifications

 Features Details
 AMBA interface  AXI4
 System interface
Memory channels 1
 LPDDR4/3  Yes
Maximum DDR speeds  LPDDR3-2133, LPDDR4-4267
 Memory width  x32 LPDDR3, x16 LPDDR4, Dual-channel for x32 LPDDR4
Chip Selects (per channel)  2
 QoS  QoS based scheduling algorithm, non-blocking paths to DRAM through CCI
 Low power  All DRAM power modes are supported and hierarchical clock gating throughout the DMC

DMC-500 Block Diagram.

CoreLink DMC-500 key features

System Optimized DMC with support for two AXI4 128-bit wide system interfaces

  • One interface for channeling coherent traffic from CoreLink CCI-550 or CoreLink CCI-500 interconnect.
  • One interface for supporting real-time or display, or other non-coherent traffic that demands a guaranteed maximum latency.

Single 128-bit wide DFI 4.0 memory interface

  • Supporting x16 LPDDR4 up to DDR-4267 and x32 LPDDR3 up to DDR-2133 transfer, dual-DMC channel support for x32 LPDDR4.
  • Support for clock gating, dynamic frequency change, and memory low-power modes for optimized power consumption.
  • Integration-verified with industry-standard DFI-compatible DDR PHYs.

Integrated TrustZone Controller

  • Enabling secure media path protection for Ultra-HD content from Mali multimedia to memory.

Quality-of-Service (QoS)

  • QoS improvements over previous generation reducing average and maximum CPU latency.
  • End-to-end QoS optimized with CCI-550 using QoSACCEPT protocol.

CoreLink DMC-500 Characteristics

CoreLink DMC-500 utilizes LPDDR4 which is the most advanced mobile memory technology available today. LPDDR4 lowers power consumption while accessing memory due to a narrower datapath, and improves the speed at which bits are transferred to-and-from memory. System-wide QoS designed and tested with CoreLink CCI-550, CoreLink CCI-500, Cortex-A53 and Cortex-A72 processors, and Mali GPU.

  • TRM
  • CoreLink DMC-500 Technical Reference Manual

    For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    DMC-500 TRM
  • A guide on software optimization.
  • AMBA 4 ACE Specification

    CoreLink DMC-500 is built on the AMBA AXI4 specification, targeting high bandwidth, high clock frequency system designs.

    AMBA specs

Resources

Get support

Community Forums

Suggested answer After first execution control goes to task 2 but i want him to go to task1 what i suppose to do here?
  • Real Time Operating Systems (RTOS)
0 votes 212 views 1 replies Latest 13 hours ago by fixxxer Answer this
Suggested answer Is there any extra parameter needed to start networking on FVP_MPS2_M7 simulator?
  • Embedded Software
  • Cortex-M7
  • Simulation
  • Cortex-M3
  • networking
  • Fast Models
  • Cortex-M7 FVP
0 votes 927 views 1 replies Latest 13 hours ago by fixxxer Answer this
Suggested answer L1 cache BW 0 votes 454 views 2 replies Latest 14 hours ago by fixxxer Answer this
Suggested answer Making ONVIF conformant surveillance camera with STM32H743.
  • stm32 h7
0 votes 823 views 5 replies Latest 2 days ago by ibrahim1236 Answer this
Suggested answer Which ARM board will be most suitable?
  • Video Processor Embedded Algorithms
  • Video Processor
0 votes 1684 views 3 replies Latest 3 days ago by Dharmalingam.K Answer this
Suggested answer In AXI Why there is a read response in each data transfer? 0 votes 5431 views 4 replies Latest 4 days ago by Jenniferl Answer this
Suggested answer After first execution control goes to task 2 but i want him to go to task1 what i suppose to do here? Latest 13 hours ago by fixxxer 1 replies 212 views
Suggested answer Is there any extra parameter needed to start networking on FVP_MPS2_M7 simulator? Latest 13 hours ago by fixxxer 1 replies 927 views
Suggested answer L1 cache BW Latest 14 hours ago by fixxxer 2 replies 454 views
Suggested answer Making ONVIF conformant surveillance camera with STM32H743. Latest 2 days ago by ibrahim1236 5 replies 823 views
Suggested answer Which ARM board will be most suitable? Latest 3 days ago by Dharmalingam.K 3 replies 1684 views
Suggested answer In AXI Why there is a read response in each data transfer? Latest 4 days ago by Jenniferl 4 replies 5431 views