CoreLink DMC-520

Diagram on enterprise for CCN502 to 512.

Getting Started

The CoreLink DMC-520 Dynamic Memory Controller provides highest bandwidth with low latency access to DDR4 and DDR3 memory in server, networking, and high-performance computing applications. The DMC-520 provides for full DIMM support along with RAS (Reliability, Availability, and Serviceability) and advanced error correction features that are necessary for these infrastructure applications.

Delivers best performance with ECC and RAS for data transfers from SoC to high-density memory.
Best combination of features, power, cost, and performance.
Fast, single-port CHI.A interface for transferring data to DDR4 and DDR3 DRAM memories.

Specifications

Features	Details
AMBA interface	CHI
System interface	1
System data width	128 bit
Configuration	APB interface
Memory interfaces	Single DFI 3.1 memory interface with configurable 1:1, 1:2, or 1:4 DFI frequency ratio
Memory types	DDR3, DDR3(L),and DDR4
Memory width	x40/x72 bit DRAM (includes 8 bits of ECC)
ECC	SECDED or enhanced symbol-based ECC
QoS	QoS based scheduling algorithm, non-blocking paths to DRAM through CCN
Low power	All DRAM power modes are supported and hierarchical clock gating throughout the DMC

CoreLink DMC-520 key features

System Optimized DMC with support for single 128-bit wide AMBA 5 CHI system interface

Integrated TrustZone address space control functionality in system interface to provide secure memory access.

Support for advanced ECC, RAS,and DIMM capabilities

Includes both standard SECDED ECC and advanced symbol-based ECC for correcting failure of X4 chip.
DDR3, DDR3L, and DDR4 memories (up to DDR4-3200 speeds) with UDIMM, RDIMM, LRDIMM, and 3DS support.

Quality-of-Service (QoS)

QoS improvements over previous generation reducing average and maximum CPU latency.
End-to-end QoS optimized with CCN interconnect and Arm v8.x CPUs.

Industry-standard DFI 3.1 Interface

Proven interoperability with third-party DFI 3.1 compatible DDR PHYs.

CoreLink DMC-520 Characteristics

CoreLink DMC-520 supports DDR4 which is the most advanced infrastructure-class memory technology available today. DDR4 provides the highest bandwidth (up to 25GB/s per channel for DDR4-3200 Mbps) which supporting reliability and low power features necessary for high-end systems deployment. System-wide QoS for DMC-520 designed and tested with CoreLink CCN Family, Cortex A53, and Cortex A72 processors.

CoreLink DMC-520 Technical Reference Manual

For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.
DMC-520 TRM
AMBA 5 CHI Specification

CoreLink DMC-520 is built on AMBA CHI specification, which is Arm's advanced coherent interconnect for high data transfer bandwidths at GHz and above frequencies.

AMBA specs

Community Blogs

Highlights from Hannover Messe 2019

Arm showcased its IoT technology for the visitors of Hannover Messe 2019, the world’s largest industrial trade show.

1 months ago by Kristen

eVolution: Humanising the Future of Mobility

How do you sell in the idea of a self-driving car? Dean Johnson introduces us to Autonomous Adam, and explains why we must humanise the future of mobility.

1 months ago by Dean Johnson

AMBA Adaptive Traffic Profiles

AMBA ATP is a framework designed to generate synthetic stimuli in a simple way. It is for hardware and software engineers needing to design or debug systems and modules that are compatible with AMBA specifications.

1 months ago by Matteo Maria Andreozzi

After Embedded World: What’s Next for Embedded ML?

There’s no denying that Embedded World (EW) is a whirlwind – 1000 exhibits, 35,000 visitors and over 2,000 industry participants – but now that it’s all over and the dust has settled, I wanted to take a moment to reflect on it...

2 months ago by Dylan Zika

How Arm is powering the road to cleaner smarter vehicles

It’s important to fully understand the requirements of different types of engines, whether it’s a conventional internal combustion engine, hybrid or fully electric powertrain. So, how is Arm powering these different types of vehicles today and how…

2 months ago by James Scobie

Novatek advancing digital television with Arm POP IP on TSMC 22nm ULP

Television systems are entering a new and revolutionary era. Higher resolution video, vastly expanded services, and new AI-powered functions will drive user demand and unit growth.

2 months ago by Kiran Burli

Community Forums

Answered	ACE protocol : Eviction and snoop request at same time AMBA l1 ACE cache	334 views	1 replies	Latest 6 days ago by Christopher Tory	Answer this
Suggested answer	AXI3 write data interleaving with same AWID AMBA AXI	398 views	4 replies	Latest 7 days ago by mveereshm622	Answer this
Suggested answer	AHB revisions from AHB3 to AHB5 AMBA AHB	148 views	1 replies	Latest 7 days ago by Colin Campbell	Answer this
Suggested answer	Burst termination with BUSY transfer on AHB AMBA AHB	127 views	1 replies	Latest 7 days ago by Colin Campbell	Answer this
Suggested answer	Regarding retry response AMBA AHB	119 views	1 replies	Latest 7 days ago by Colin Campbell	Answer this
Suggested answer	APB3 Slave responding when PSEL = 0 APB AMBA	322 views	2 replies	Latest 12 days ago by vshankar11	Answer this

Answered	ACE protocol : Eviction and snoop request at same time Latest 6 days ago by Christopher Tory	1 replies 334 views
Suggested answer	AXI3 write data interleaving with same AWID Latest 7 days ago by mveereshm622	4 replies 398 views
Suggested answer	AHB revisions from AHB3 to AHB5 Latest 7 days ago by Colin Campbell	1 replies 148 views
Suggested answer	Burst termination with BUSY transfer on AHB Latest 7 days ago by Colin Campbell	1 replies 127 views
Suggested answer	Regarding retry response Latest 7 days ago by Colin Campbell	1 replies 119 views
Suggested answer	APB3 Slave responding when PSEL = 0 Latest 12 days ago by vshankar11	2 replies 322 views

CoreLink DMC-520

The Arm CoreLink DMC-520 Dynamic Memory Controller

Getting Started

Specifications