Arm CoreLink System Controllers orchestrate critical AMBA system tasks such as hardware virtualization support, interrupt management, L3 cache operation, DMA, TrustZone security and peripheral operation. Designed for optimal compatibility with Arm processors and Multimedia IP, they are the natural complements to the System IP Interconnect and Memory Controller product lines.
- Supports interrupt detection, prioritization, re-distribution and virtualization
- Handles Private Peripheral Interrupts (PPI), Shared Peripheral Interrupts (SPI), Software Generated Interrupts (SGI) and Locality Peripheral Interrupts (LPI)
- GIC-500 also supports message-based interrupts such as PCI Express MSI/MSI-X interrupts, and Interrupt Translation Services for ID translation and core migration
- Provides same view of memory to IO peripheral devices as CPU using stage1 and/or stage2 virtual to physical address translation
- Enforces memory protection and access schematic while extending memory virtualization services that match those provided by the main application processor to ensure consistent security across the SoC
- The CoreLink MMU-600 has a stage 2 protection mechanism which enables TrustZone Media Protection v2 (TZMP2) with master side filtering
System Controllers are used for many functions within an SoC, including:
Virtualization is the ability of a system to support multiple virtual machines each running its own guest operating system with its own private access to memory and IO peripherals without any interference whatsoever from the others. Arm's SMMU enables hardware virtualization by performing stage1 and/or stage2 address translation for IO devices, thereby providing them with the same view of memory as the CPU/GPU.
Another interesting use case of SMMU is to perform memory mapping to enable a programmable view of memory for IO peripherals. As an example, SMMU supports scatter-gather operations whereby an IO peripheral can access disjoint locations of physical memory as a single contiguous block of virtual memory due to the SMMU translation. This results in improved utilization of memory while ensuring that the IO peripheral performance is not affected.
CPU to off-chip memory communication has become the performance bottleneck in many SoCs. Level 2 Cache Controllers improve CPU performance by keeping memory access on-chip with a typical latency 10-25% of accessing the data off-chip. At the same time, the reduced CPU demands on the off-chip memory bandwidth free up that resource for other masters. Level 2 Cache Controllers also contribute significantly to power efficiency as on-chip accesses are typically an order of magnitude lower in power versus going off-chip. Typically these are embedded inside the CPU or delivered as standalone components optimized to match the processor requirements and integrate easily into the AMBA interconnect.
Interrupt Management & Translation
Arm GICs perform the key function of interrupt management and translation. Management functions include detection, masking, prioritization and routing of interrupts to the appropriate cores. Interrupt Translation Service (ITS) modules in the GIC perform the task of device isolation and ID translation for incoming message-based interrupts, thereby enabling virtual machines to program peripherals directly.
Arm's TrustZone security platform enables hardware-based secure access to regions of both off-chip memory and on-chip SRAM. The memory space is divided into a configurable number of regions each with its own access permissions. This setup ensures that malicious software cannot compromise system operation by latching onto data or code it shouldn't have access to.
Direct Access to Memory
Arm's CoreLink DMA controllers perform critical functions of moving streams of data between a peripheral and memory without overloading the CPU. Software programs typically write the data transfer instructions to memory and trigger the DMA engine which then takes over and performs the data move without incurring any additional overhead on the CPU.
Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.Arm training courses Open a support case
|Suggested answer||AXI4:- Unaligned transfer||0 votes||170 views||2 replies||Latest yesterday by Ravi V.||Answer this|
|Suggested answer||NIC301 sizing||0 votes||120 views||1 replies||Latest yesterday by Colin Campbell||Answer this|
|Not answered||Is routerlogin net not working properly?||0 votes||104 views||0 replies||Started yesterday by Brett P. Gardner||Answer this|
|Answered||AXI3 write response dependencies||0 votes||478 views||1 replies||Latest 2 days ago by Colin Campbell||Answer this|
|Answered||AXI Read Transaction Dependencies||0 votes||491 views||1 replies||Latest 2 days ago by Colin Campbell||Answer this|
|Not answered||how to get Link Register when it has 0xFFFFFFF9 in ISR||0 votes||188 views||0 replies||Started 2 days ago by ibrahem.mostafa||Answer this|
|Suggested answer||AXI4:- Unaligned transfer Latest yesterday by Ravi V.||2 replies 170 views|
|Suggested answer||NIC301 sizing Latest yesterday by Colin Campbell||1 replies 120 views|
|Not answered||Is routerlogin net not working properly? Started yesterday by Brett P. Gardner||0 replies 104 views|
|Answered||AXI3 write response dependencies Latest 2 days ago by Colin Campbell||1 replies 478 views|
|Answered||AXI Read Transaction Dependencies Latest 2 days ago by Colin Campbell||1 replies 491 views|
|Not answered||how to get Link Register when it has 0xFFFFFFF9 in ISR Started 2 days ago by ibrahem.mostafa||0 replies 188 views|