Getting Started

AMBA system controllers are a collection of controller IP that Arm offers. These controllers are for Direct Memory Access (DMA), Level 2 Cache, and peripherals. These controllers are low-power, high-performance IP cores that perform critical tasks within the AMBA system. Designed for optimal compatibility with Arm Cortex, Mali multimedia, and CoreLink System IP, they are the natural complement to interconnect and memory controllers.


CoreLink L2C-310 level 2 cache controller

Processor to off-chip memory communication has become the performance bottleneck in many SoCs. Level 2 cache controllers improve processor performance by keeping memory access on-chip with a typical latency 10-25% of accessing the data off-chip. At the same time, the reduced processor demands on the off-chip memory bandwidth free up that resource for other masters. Level 2 cache controllers also contribute significantly to power efficiency because on-chip accesses are typically an order of magnitude lower in power when compared to going off-chip. CoreLink level 2 cache controllers, that are embedded in the processor or delivered as standalone components, are designed alongside the processor to match the processor requirements and easily integrate into AMBA AXI or AHB interconnects. 

The CoreLink L2C-310 cache controller is a high-performance, AXI level 2 cache controller that is designed and optimized to address Arm AXI processors, such as the Cortex-A9, Cortex-A5, Cortex-R4, Cortex-R5, Cortex-R7, Arm11MPCore, Arm1176, and Arm1156. The Mali-200 graphics processor can also benefit from this product.

Click to view the L2C-310 TRM.

Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.

  • Manual containing technical information.
  • L2C-310 TRM

    AMBA Level 2 Cache Controller designs boost the performance of AMBA AHB and AXI processors while reducing overall traffic to system memory, and therefore reducing the energy consumption of the SoC.

    View

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Suggested answer NVIC_EnableIRQ : enables only one interrupt at a time? 0 votes 118 views 4 replies Latest 7 hours ago by ArmAsking Answer this
Not answered Connecting Custom IP with ARM CortexM1 IP from DesignStart 0 votes 6 views 0 replies Started 8 hours ago by josina Answer this
Not answered SRAM reading problem using FMC at STM32H743.
  • Cortex-M7
0 votes 26 views 0 replies Started 23 hours ago by GlebK Answer this
Not answered Is return stack buffer implemented in Zync 7000 Soc
  • Cortex-A9
  • Branch Prediction
0 votes 46 views 0 replies Started yesterday by alireza11048 Answer this
Suggested answer ARMv8 memory ordering
  • Cortex-A53
  • Armv8-A
0 votes 1159 views 7 replies Latest yesterday by a.surati Answer this
Not answered gicv3 aarch32 icc_hsre 0 votes 48 views 0 replies Started 2 days ago by PJ Nee Answer this
Suggested answer NVIC_EnableIRQ : enables only one interrupt at a time? Latest 7 hours ago by ArmAsking 4 replies 118 views
Not answered Connecting Custom IP with ARM CortexM1 IP from DesignStart Started 8 hours ago by josina 0 replies 6 views
Not answered SRAM reading problem using FMC at STM32H743. Started 23 hours ago by GlebK 0 replies 26 views
Not answered Is return stack buffer implemented in Zync 7000 Soc Started yesterday by alireza11048 0 replies 46 views
Suggested answer ARMv8 memory ordering Latest yesterday by a.surati 7 replies 1159 views
Not answered gicv3 aarch32 icc_hsre Started 2 days ago by PJ Nee 0 replies 48 views