Getting Started

AMBA system controllers are a collection of controller IP that Arm offers. These controllers are for Direct Memory Access (DMA), Level 2 Cache, and peripherals. These controllers are low-power, high-performance IP cores that perform critical tasks within the AMBA system. Designed for optimal compatibility with Arm Cortex, Mali multimedia, and CoreLink System IP, they are the natural complement to interconnect and memory controllers.


CoreLink L2C-310 level 2 cache controller

Processor to off-chip memory communication has become the performance bottleneck in many SoCs. Level 2 cache controllers improve processor performance by keeping memory access on-chip with a typical latency 10-25% of accessing the data off-chip. At the same time, the reduced processor demands on the off-chip memory bandwidth free up that resource for other masters. Level 2 cache controllers also contribute significantly to power efficiency because on-chip accesses are typically an order of magnitude lower in power when compared to going off-chip. CoreLink level 2 cache controllers, that are embedded in the processor or delivered as standalone components, are designed alongside the processor to match the processor requirements and easily integrate into AMBA AXI or AHB interconnects. 

The CoreLink L2C-310 cache controller is a high-performance, AXI level 2 cache controller that is designed and optimized to address Arm AXI processors, such as the Cortex-A9, Cortex-A5, Cortex-R4, Cortex-R5, Cortex-R7, Arm11MPCore, Arm1176, and Arm1156. The Mali-200 graphics processor can also benefit from this product.

Click to view the L2C-310 TRM.

Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.

  • Manual containing technical information.
  • L2C-310 TRM

    AMBA Level 2 Cache Controller designs boost the performance of AMBA AHB and AXI processors while reducing overall traffic to system memory, and therefore reducing the energy consumption of the SoC.

    View

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Suggested answer 32-bit encoding hex values for Arm instructions 0 votes 74 views 1 replies Latest 10 hours ago by Andy Neil Answer this
Suggested answer Monitor Mode Debug 0 votes 388 views 4 replies Latest yesterday by Andy Neil Answer this
Suggested answer Memory Protection Unit - Complexity in usage 0 votes 356 views 5 replies Latest yesterday by 42Bastian Schick Answer this
Answered Cycle count for a subroutine on Cortex M33 0 votes 224 views 2 replies Latest 2 days ago by Ed Player Answer this
Suggested answer MPS2+ ERROR: FPGA did not respond to reset
  • Cortex-M Prototyping System (V2M-MPS2)
0 votes 196 views 2 replies Latest 3 days ago by Mahesh Answer this
Suggested answer TrustZone in CortexR
  • Cortex-R
  • virtualization
  • TrustZone
0 votes 407 views 3 replies Latest 3 days ago by 42Bastian Schick Answer this
Suggested answer 32-bit encoding hex values for Arm instructions Latest 10 hours ago by Andy Neil 1 replies 74 views
Suggested answer Monitor Mode Debug Latest yesterday by Andy Neil 4 replies 388 views
Suggested answer Memory Protection Unit - Complexity in usage Latest yesterday by 42Bastian Schick 5 replies 356 views
Answered Cycle count for a subroutine on Cortex M33 Latest 2 days ago by Ed Player 2 replies 224 views
Suggested answer MPS2+ ERROR: FPGA did not respond to reset Latest 3 days ago by Mahesh 2 replies 196 views
Suggested answer TrustZone in CortexR Latest 3 days ago by 42Bastian Schick 3 replies 407 views