CoreLink PCK-600

Arm CoreLink PCK-600 Power Control Kit

CoreLink PCK-600 Chip.

Getting Started

The Arm CoreLink PCK-600 Power Control Kit provides a suite of system IP that is pre-verified to ease system power and clock management infrastructure integration.

Key benefits include:

  • Implements Arm recommended Power Control System Architecture (PCSA).

  • Power management orchestration through standard software interface.

  • Configurable IP scalable for all types of applications.

  • TRM

  • CoreLink PCK-600 Technical Reference Manual

    For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    Read here

Specifications

The CoreLink PCK-600 is a collection of standardized and pre-verified Arm IP which is implemented to the Arm Low Power System Architecture specification. CoreLink PCK-600 is developed based on the P and Q-channel Low Power Interface (LPI) standard. Low Power Interface has seen wide adoption amongst Arm partners, who have also implemented LPI for their own IP which works with Arm IP.

Component

Highlights

Power Policy Unit (PPU)
  • Highly configurable power domain controller.
  • Supports directed and autonomous control.
  • Software, component and power switch control interfaces.

Clock Controller
  • Controller for High-level Clock Gating (HCG).
  • Manages HCG for a single clock domain.
  • HCG supported by many Arm IP products.

Q-Channel distributor
  • 1:N fan-out from a controller to components.
  • Can be configured for expansion and sequencing.

P-Channel distributor
  • 1:N fan-out from controller to components.
  • Can be configured for expansion and sequencing.
  • Configurable remapping of power modes.

Q-Channel combiner
  • N:1 fan-in from controllers to a component.
  • For control of power/voltage domain bridges.
  • Bridge must ‘close’ before any side is powered-off.
  • Bridge cannot ‘open’ until both sides are powered-on.

P-to-Q convertor
  • 1:1 protocol conversion.
  • For integrating Q-Channel components into power domains with P-Channel PPU.

CoreLink PCK-600 key features

 Eases implementation of multiple power and clock domains:

  • Low power infrastructure design within the project schedule.

  • Accelerate time-to-market with pre-verified IP.

Component configurability supports the Arm IP power and clock control feature roadmap:

  • Supports latest Arm CPU power and operation modes.

  • Designed with Arm DynamIQ technology in mind.

Aligned to PCSA guidelines:

  • Enables third-party and legacy IP.

  • Standard software interface and control.

Get Support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Forums

Not answered Aligned and unaligned word transfers on a 64-bit bus
  • AXI
  • AXI4
 0 votes 247 views 0 replies Started 3 days ago by Maria_d Answer this
Suggested answer CMSIS: Storage interface vs Flash interface - what's the difference ?
  • CMSIS
  • CMSIS-NN
 0 votes 456 views 1 replies Latest 4 days ago by Vladimir Umek Answer this
Suggested answer What SBCs I need to choose?
  • Raspberry Pi
  • Maker Faire
  • Single Board Computer (SBC)
  • Development Boards
 0 votes 438 views 1 replies Latest 5 days ago by Andy Neil Answer this
Not answered Does anyone knows why a documentation as ARM DSU 0030 is only available for licensees 0 votes 380 views 0 replies Started 5 days ago by JaWa Answer this
Suggested answer The meanings of AxCACHE 0 votes 431 views 1 replies Latest 8 days ago by Christopher Tory Answer this
Suggested answer CoreLink NIC-400 Interconnect gives an extra request
  • CoreLink NIC-400 Network Interconnect
 0 votes 503 views 1 replies Latest 8 days ago by Christopher Tory Answer this
Not answered Aligned and unaligned word transfers on a 64-bit bus Started 3 days ago by Maria_d 0 replies 247 views
Suggested answer CMSIS: Storage interface vs Flash interface - what's the difference ? Latest 4 days ago by Vladimir Umek 1 replies 456 views
Suggested answer What SBCs I need to choose? Latest 5 days ago by Andy Neil 1 replies 438 views
Not answered Does anyone knows why a documentation as ARM DSU 0030 is only available for licensees Started 5 days ago by JaWa 0 replies 380 views
Suggested answer The meanings of AxCACHE Latest 8 days ago by Christopher Tory 1 replies 431 views
Suggested answer CoreLink NIC-400 Interconnect gives an extra request Latest 8 days ago by Christopher Tory 1 replies 503 views