CoreLink PCK-600

Arm CoreLink PCK-600 Power Control Kit

CoreLink PCK-600 Chip.

Getting Started

The Arm CoreLink PCK-600 Power Control Kit provides a suite of system IP that is pre-verified to ease system power and clock management infrastructure integration.

Key benefits include:

  • Implements Arm recommended Power Control System Architecture (PCSA).
  • Power management orchestration through standard software interface.
  • Configurable IP scalable for all types of applications.

  • TRM
  • CoreLink PCK-600 Technical Reference Manual

    For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    Read here

Specifications

The CoreLink PCK-600 is a collection of standardized and pre-verified Arm IP which is implemented to the Arm Low Power System Architecture specification. CoreLink PCK-600 is developed based on the P and Q-channel Low Power Interface (LPI) standard. Low Power Interface has seen wide adoption amongst Arm partners, who have also implemented LPI for their own IP which works with Arm IP.

Component

Highlights

Power Policy Unit (PPU)

  • Highly configurable power domain controller.
  • Supports directed and autonomous control.
  • Software, component and power switch control interfaces.

Clock Controller

  • Controller for High-level Clock Gating (HCG).
  • Manages HCG for a single clock domain.
  • HCG supported by many Arm IP products.

Q-Channel distributor

  • 1:N fan-out from a controller to components.
  • Can be configured for expansion and sequencing.

P-Channel distributor

  • 1:N fan-out from controller to components.
  • Can be configured for expansion and sequencing.
  • Configurable remapping of power modes.

Q-Channel combiner

  • N:1 fan-in from controllers to a component.
  • For control of power/voltage domain bridges.
  • Bridge must ‘close’ before any side is powered-off.
  • Bridge cannot ‘open’ until both sides are powered-on.

P-to-Q convertor

  • 1:1 protocol conversion.
  • For integrating Q-Channel components into power domains with P-Channel PPU.

CoreLink PCK-600 key features

 Eases implementation of multiple power and clock domains:

  • Low power infrastructure design within the project schedule.
  • Accelerate time-to-market with pre-verified IP.

Component configurability supports the Arm IP power and clock control feature roadmap:

  • Supports latest Arm CPU power and operation modes.
  • Designed with Arm DynamIQ technology in mind.

Aligned to PCSA guidelines:

  • Enables third-party and legacy IP.
  • Standard software interface and control.

Get Support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Forums

Not answered CHI protocol cache line states
  • AMBA 5 CHI
  • SoC Verification
0 votes 685 views 0 replies Started 7 days ago by S_Seth Answer this
Not answered STM32F769i-Discovery IP Camera Interface 0 votes 801 views 0 replies Started 7 days ago by Kiran bhat Answer this
Suggested answer Store operations where the cache line is already cached (ACE protocol)
  • AMBA
  • AMBA 4
  • AXI
  • Interface
2 votes 6990 views 9 replies Latest 8 days ago by het Answer this
Not answered Best most recent text on ARM arch 0 votes 640 views 0 replies Started 11 days ago by d.ry Answer this
Not answered Readunique and cleanunique transactions in ACE protocol
  • AMBA
  • AMBA 4
  • AXI4
0 votes 796 views 0 replies Started 11 days ago by het Answer this
Suggested answer Raspberry pi 3 and .net 5 coreclr 1 votes 2743 views 2 replies Latest 11 days ago by delinaty Answer this
Not answered CHI protocol cache line states Started 7 days ago by S_Seth 0 replies 685 views
Not answered STM32F769i-Discovery IP Camera Interface Started 7 days ago by Kiran bhat 0 replies 801 views
Suggested answer Store operations where the cache line is already cached (ACE protocol) Latest 8 days ago by het 9 replies 6990 views
Not answered Best most recent text on ARM arch Started 11 days ago by d.ry 0 replies 640 views
Not answered Readunique and cleanunique transactions in ACE protocol Started 11 days ago by het 0 replies 796 views
Suggested answer Raspberry pi 3 and .net 5 coreclr Latest 11 days ago by delinaty 2 replies 2743 views