Getting Started

AMBA system controllers are a collection of controller IP that Arm offers. These controllers are for Direct Memory Access (DMA), Level 2 Cache, and peripherals. These controllers are low-power, high-performance IP cores that perform critical tasks within the AMBA system. Designed for optimal compatibility with Arm Cortex, Mali multimedia, and CoreLink System IP, they are the natural complement to interconnect and memory controllers.


DMA controllers

Efficient use of DMA can significantly improve system performance in multiple dimensions. For example, using a DMA controller can offload a processor and either reduce power consumption, or boost the processor performance, or a combination of both. AMBA DMA controllers are designed to complement both high-end and energy-efficient systems. They provide a centralized DMA processing capability that is high performance and highly flexible, and at the same time, is area efficient. Key product offerings for DMA controllers are: 

  • CoreLink DMA-330: The DMA-330 is a high-performance DMA controller that can boost the performance and reduce the power consumption in AXI systems.  The DMA-330 is a highly configurable device to support a wide range of applications and architectures.  The DMA-330 is programmable to support scatter-gather, memory to memory, peripheral to memory, and memory to peripheral transfers, run-from-reset, security on channels, interrupts, and peripherals.

    Click to view the DMA-330 TRM.

  • PrimeCell Micro DMA-230: The DMA-230 is a low gate count (3-10k gates) micro-DMA engine targeting Cortex-M3 systems and other low-power and cost-sensitive applications. The device offers excellent performance at low gate count and all the code is stored in system RAM rather than in registers. Using this component enables Cortex-M1 and Cortex-M3 based systems to remain low cost through reduced gate count and enabling scaling down the frequency of the processor in the system for reducing overall power consumption.

    Click to view the DMA-230 TRM.


  • Manual containing technical information.
  • DMA controllers

    The Direct Memory Access (DMA) controller enables the movement of blocks of data from peripheral to memory, memory to peripheral, or memory to memory without burdening the processor.

    DMA-330 TRM

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Answered ACE protocol : Eviction and snoop request at same time
  • AMBA
  • l1
  • ACE
  • cache
0 votes 334 views 1 replies Latest 6 days ago by Christopher Tory Answer this
Suggested answer AXI3 write data interleaving with same AWID
  • AMBA
  • AXI
0 votes 398 views 4 replies Latest 7 days ago by mveereshm622 Answer this
Suggested answer AHB revisions from AHB3 to AHB5
  • AMBA
  • AHB
0 votes 148 views 1 replies Latest 7 days ago by Colin Campbell Answer this
Suggested answer Burst termination with BUSY transfer on AHB
  • AMBA
  • AHB
0 votes 127 views 1 replies Latest 7 days ago by Colin Campbell Answer this
Suggested answer Regarding retry response
  • AMBA
  • AHB
0 votes 119 views 1 replies Latest 7 days ago by Colin Campbell Answer this
Suggested answer APB3 Slave responding when PSEL = 0
  • APB
  • AMBA
0 votes 322 views 2 replies Latest 12 days ago by vshankar11 Answer this
Answered ACE protocol : Eviction and snoop request at same time Latest 6 days ago by Christopher Tory 1 replies 334 views
Suggested answer AXI3 write data interleaving with same AWID Latest 7 days ago by mveereshm622 4 replies 398 views
Suggested answer AHB revisions from AHB3 to AHB5 Latest 7 days ago by Colin Campbell 1 replies 148 views
Suggested answer Burst termination with BUSY transfer on AHB Latest 7 days ago by Colin Campbell 1 replies 127 views
Suggested answer Regarding retry response Latest 7 days ago by Colin Campbell 1 replies 119 views
Suggested answer APB3 Slave responding when PSEL = 0 Latest 12 days ago by vshankar11 2 replies 322 views