Getting started

Arm System IP also supports various general-purpose peripheral controllers. These products augment the standard IP solutions for customers adopting Arm in various systems. The following is a list of peripheral controllers available: 


PL011

PL011 is a synthesizable Universal Asynchronous Receiver Transmitter (UART) serial port controller. 

It is an Advanced Microcontroller Bus Architecture (AMBA) compliant System-on-Chip (SoC) peripheral that is developed, tested, and licensed by Arm. The UART is an AMBA slave module that connects to the Advanced Peripheral Bus (APB). The UART includes an Infrared Data Association (IrDA) Serial InfraRed (SIR) protocol ENcoder/DECoder (ENDEC).

Click to view the PL011 TRM.


Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Suggested answer 32-bit encoding hex values for Arm instructions 0 votes 72 views 1 replies Latest 9 hours ago by Andy Neil Answer this
Suggested answer Monitor Mode Debug 0 votes 387 views 4 replies Latest yesterday by Andy Neil Answer this
Suggested answer Memory Protection Unit - Complexity in usage 0 votes 355 views 5 replies Latest yesterday by 42Bastian Schick Answer this
Answered Cycle count for a subroutine on Cortex M33 0 votes 223 views 2 replies Latest 2 days ago by Ed Player Answer this
Suggested answer MPS2+ ERROR: FPGA did not respond to reset
  • Cortex-M Prototyping System (V2M-MPS2)
0 votes 196 views 2 replies Latest 3 days ago by Mahesh Answer this
Suggested answer TrustZone in CortexR
  • Cortex-R
  • virtualization
  • TrustZone
0 votes 401 views 3 replies Latest 3 days ago by 42Bastian Schick Answer this
Suggested answer 32-bit encoding hex values for Arm instructions Latest 9 hours ago by Andy Neil 1 replies 72 views
Suggested answer Monitor Mode Debug Latest yesterday by Andy Neil 4 replies 387 views
Suggested answer Memory Protection Unit - Complexity in usage Latest yesterday by 42Bastian Schick 5 replies 355 views
Answered Cycle count for a subroutine on Cortex M33 Latest 2 days ago by Ed Player 2 replies 223 views
Suggested answer MPS2+ ERROR: FPGA did not respond to reset Latest 3 days ago by Mahesh 2 replies 196 views
Suggested answer TrustZone in CortexR Latest 3 days ago by 42Bastian Schick 3 replies 401 views