Getting started

Arm System IP also supports various general-purpose peripheral controllers. These products augment the standard IP solutions for customers adopting Arm in various systems. The following is a list of peripheral controllers available: 


PL011

PL011 is a synthesizable Universal Asynchronous Receiver Transmitter (UART) serial port controller. 

It is an Advanced Microcontroller Bus Architecture (AMBA) compliant System-on-Chip (SoC) peripheral that is developed, tested, and licensed by Arm. The UART is an AMBA slave module that connects to the Advanced Peripheral Bus (APB). The UART includes an Infrared Data Association (IrDA) Serial InfraRed (SIR) protocol ENcoder/DECoder (ENDEC).

Click to view the PL011 TRM.


Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Suggested answer NVIC_EnableIRQ : enables only one interrupt at a time? 0 votes 117 views 4 replies Latest 6 hours ago by ArmAsking Answer this
Not answered Connecting Custom IP with ARM CortexM1 IP from DesignStart 0 votes 4 views 0 replies Started 7 hours ago by josina Answer this
Not answered SRAM reading problem using FMC at STM32H743.
  • Cortex-M7
0 votes 26 views 0 replies Started 22 hours ago by GlebK Answer this
Not answered Is return stack buffer implemented in Zync 7000 Soc
  • Cortex-A9
  • Branch Prediction
0 votes 43 views 0 replies Started yesterday by alireza11048 Answer this
Suggested answer ARMv8 memory ordering
  • Cortex-A53
  • Armv8-A
0 votes 1159 views 7 replies Latest yesterday by a.surati Answer this
Not answered gicv3 aarch32 icc_hsre 0 votes 48 views 0 replies Started 2 days ago by PJ Nee Answer this
Suggested answer NVIC_EnableIRQ : enables only one interrupt at a time? Latest 6 hours ago by ArmAsking 4 replies 117 views
Not answered Connecting Custom IP with ARM CortexM1 IP from DesignStart Started 7 hours ago by josina 0 replies 4 views
Not answered SRAM reading problem using FMC at STM32H743. Started 22 hours ago by GlebK 0 replies 26 views
Not answered Is return stack buffer implemented in Zync 7000 Soc Started yesterday by alireza11048 0 replies 43 views
Suggested answer ARMv8 memory ordering Latest yesterday by a.surati 7 replies 1159 views
Not answered gicv3 aarch32 icc_hsre Started 2 days ago by PJ Nee 0 replies 48 views