Static Memory Controllers

The Arm CoreLink Static Memory Controllers

Static Memory Controller Block Diagram.

Getting Started

Static or Non-volatile memory is typically a shared resource to which many different masters and processes require access. Effective, error-free access to static memory is important for both system performance and system power.

The CoreLink Static Memory Controllers (SMC) provide efficient interfaces to a wide range of types of non-volatile memory, applying the features of AMBA AXI to schedule requests to the memory in the most optimal way. They are designed for compatibility with the Arm portfolio of Memory ControllersCoreLink Interconnect and Processor solutions emphasizing low-power and high-performance operation.


Why choose a CoreLink Static Memory Controller?

Most systems with Arm processors have off-chip static (non-volatile) memories. These contain information such as object code and data files. System performance depends on being able to read and write this data efficiently and accurately. CoreLink Static Memory Controllers are available for AMBA AXI (SMC-35X) and AMBA AHB (PL24X). These controllers are optimized for the bus protocol and have been developed to complement the CoreLink Network Interconnect, and Dynamic Memory Controllers along with Arm CPU and media processors.

Verification and Benchmarking

Understanding the performance and functionality of the memory controller in a system context is critical to the specification and development of the controller. The system level verification and benchmarking ensure the delivery of products that have been fully qualified alongside the cores and on-chip interconnect. These results then drive the specifications of both current and future memory controllers. They ensure efficient, low-risk, easy to integrate solutions that enable development to proceed smoothly - meeting performance goals and delivering time to market.

And for the future?

Arm is committed to ensuring the Arm ecosystem has the memory controller solutions in demand. Arm participates in the industry standards bodies defining new memory interfaces. Collaboration with Arm teams developing new cores and new interconnects ensures that memory interface support for new products is available when needed.

How to choose

AXI Static Memory Controllers

The SMC-35X family of products provides an interface between AXI interconnects and a range of non-volatile memories. The SMC-35X has a wide range of configurable parameters, these are described under the specifications tab. 

Product

Non-Volatile Memory Supported

Notes

SMC-351

NAND Flash

up to 4 chip selects

SMC-352

NOR Flash / SRAM

up to 4 chip selects

SMC-353

NAND Flash and NOR Flash / SRAM

up to 4 NAND and 4 NOR/SRAM

SMC-354

NOR Flash / SRAM

up to 8 chip selects in 2 groups of 4


AHB Memory Controllers

The PL24X family products provide an interface between AHB interconnects and non-volatile memory. These are hybrid controllers also providing an interface to DRAM memory systems.

Other combinations of memory can be supported by using a combination of the CoreLink Network Interconnect product with DMC-34X and SMC-35X memory controllers.


 Product NV Memory Supported  DRAM Support  AHB Ports 
 PL241 NOR/SRAM  None  1
 PL242 NAND  SDR  4
 PL243 NOR/SRAM  SDR  4
 PL244 NAND  DDR  6
 PL245 NOR/SRAM  DDR  6

Other combinations of memory can be supported by using a combination of the CoreLink Network Interconnect product with DMC-34X and SMC-35X memory controllers.

 

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Not answered STM32F769i-Discovery IP Camera Interface 0 votes 64 views 0 replies Started 16 hours ago by Kiran bhat Answer this
Suggested answer Store operations where the cache line is already cached (ACE protocol)
  • AMBA
  • AMBA 4
  • AXI
  • Interface
2 votes 6171 views 9 replies Latest 18 hours ago by het Answer this
Not answered Best most recent text on ARM arch 0 votes 120 views 0 replies Started 3 days ago by d.ry Answer this
Not answered Readunique and cleanunique transactions in ACE protocol
  • AMBA
  • AMBA 4
  • AXI4
0 votes 163 views 0 replies Started 3 days ago by het Answer this
Suggested answer Raspberry pi 3 and .net 5 coreclr 1 votes 2068 views 2 replies Latest 4 days ago by delinaty Answer this
Not answered Embedded Multi-core inter communication 0 votes 164 views 0 replies Started 6 days ago by Benny Answer this
Not answered STM32F769i-Discovery IP Camera Interface Started 16 hours ago by Kiran bhat 0 replies 64 views
Suggested answer Store operations where the cache line is already cached (ACE protocol) Latest 18 hours ago by het 9 replies 6171 views
Not answered Best most recent text on ARM arch Started 3 days ago by d.ry 0 replies 120 views
Not answered Readunique and cleanunique transactions in ACE protocol Started 3 days ago by het 0 replies 163 views
Suggested answer Raspberry pi 3 and .net 5 coreclr Latest 4 days ago by delinaty 2 replies 2068 views
Not answered Embedded Multi-core inter communication Started 6 days ago by Benny 0 replies 164 views