System Memory Management Units

The Arm System Memory Management Units

The System Memory Management Unit family

White paper: Enterprise Virtualization with Arm CoreLink SMMU and Arm CoreLink GIC

Download

Highlights

CoreLink MMU-600AE features

  • Meets automotive safety requirements for building high-performance ASIL B to ASIL D systems.
  • Software compatible with MMU-600 with Arm v8.2 compliant RAS reporting interface.
  • Efficient functional logic duplication, ECC and address protection for SRAM.
  • AMBA extensions for interface protection.
  • Fault management unit to simplify error reporting, testing and integration.

Download TRM

 

CoreLink MMU-600 features

  • Enhances CoreLink MMU-500 feature set by incorporating SMMUv3.1 specification to support Armv8.2 CPUs.
  • Expands the number of contexts supported to millions.
  • Implements AMBA-DTI to interface TBU and TCU to improve scalability.
  • Multi-level TLB and Walk Cache improves system address translation hit rates.
  • Improved write buffer depth and parallel translations.
Diagram on enterprise for CCN502 to 512.

CoreLink MMU-500 Features

  • Builds on top of MMU-400 features by implementing SMMUv2 architecture adding support for Armv8 CPUs.
  • Supports Stage 1, Stage 2, and Stage1 followed by Stage 2 address translation for up to 128 active device contexts.
  • Implements a distributed Translation Buffer Unit (TBU) micro-architecture with direct point-to-point connections between each TBU and the centralized Translation Control Unit (TCU) for Page Table Walks (PTWs).
  • Supports up to 128 entries per TLB which is further backed by TCU cache up to 2K entries.

CoreLink MMU-401 Features

  • Supports SMMUv1 architecture for Armv7 CPUs and Arm v8 for 64KB page sizes.
  • Performs stage2 translation only for hypervisor support.
  • Implements a single TBU micro-architecture with connection to a single TCU for page table walks.

MMU-500 Block Diagram

CoreLink MMU-500 Characteristics

The CoreLink MMU-500 supports the translation formats of Armv7 and Armv8 architectures and performs Stage 1, Stage 2, or Stage 1 followed by Stage 2 translations for all page sizes except 16KB page granule for Armv8. The MMU-500 is implemented as a distributed design with one or more TBUs communicating to a single centralized TCU that performs PTWs to memory. Each TBU can be located in its own clock and power domain making it easy to co-locate the TBU with the peripheral requiring translation. Each TBU communicates to the TCU over an point-to-point stream interface and with bus masters over ACE-Lite. The TCU has an AXI4 slave interface for configuration. 


Get support

Community blogs

Community Forums

Suggested answer How feasible and what is the API for packet filtering at harware level (using Trust zone)? 0 votes 564 views 1 replies Latest 3 days ago by Oliver Beirne Answer this
Not answered What purpose does SINGLE BURST feature in AHB serve? 0 votes 144 views 0 replies Started 3 days ago by SophiaTrang Answer this
Suggested answer Trustzone impact on battery ?
  • Energy Management
  • TrustZone
0 votes 164 views 1 replies Latest 3 days ago by Andy Neil Answer this
Not answered what is different that change start address and use WSTRB signal for transfer 0 votes 160 views 0 replies Started 3 days ago by ajskdlf Answer this
Suggested answer Any possibilities to automate the image flash into the target other than UMS
  • Deployment automation
0 votes 217 views 2 replies Latest 4 days ago by Srinuvasan Answer this
Suggested answer What is peripheral and why use low-power in AXI 0 votes 198 views 1 replies Latest 4 days ago by Colin Campbell Answer this
Suggested answer How feasible and what is the API for packet filtering at harware level (using Trust zone)? Latest 3 days ago by Oliver Beirne 1 replies 564 views
Not answered What purpose does SINGLE BURST feature in AHB serve? Started 3 days ago by SophiaTrang 0 replies 144 views
Suggested answer Trustzone impact on battery ? Latest 3 days ago by Andy Neil 1 replies 164 views
Not answered what is different that change start address and use WSTRB signal for transfer Started 3 days ago by ajskdlf 0 replies 160 views
Suggested answer Any possibilities to automate the image flash into the target other than UMS Latest 4 days ago by Srinuvasan 2 replies 217 views
Suggested answer What is peripheral and why use low-power in AXI Latest 4 days ago by Colin Campbell 1 replies 198 views