Getting Started

TrustZone system IP blocks support the Arm TrustZone system-wide approach to security for preventing access by malicious software to memory regions and peripherals such as keyboards and screens. There are three products in this category.


TrustZone Controllers

TZC-400

CoreLink TZC-400 TrustZone Address Space Controller extends on-chip security to protect multiple regions of external memory from software attacks. It is compatible with CCI-400, NIC-400, and DMC-400 product families.

Click to view the TZC-400 TRM

BP147

PrimeCell BP147 TrustZone Protection Controller enables the Secure and Non-secure worlds to safely share peripherals. It supports an APB interface that is common to most I/O peripherals.

Click to view the BP147 TRM

BP141

PrimeCell BP141 TrustZone Internal Memory Wrapper manages a single Secure region with on-chip SRAM memory

Click to view the BP141 TRM

Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you’re ready to manufacture.

Get support

Community Forums

Answered Virtual interrupt EOI mode & irq state
  • GICv2
  • GICv3/v4
  • virtualization
0 votes 569 views 3 replies Latest yesterday by HenryW1991 Answer this
Answered Arm cortex a53 giving abort when mmu is enabled and reading data from device region
  • Cortex-A53
  • Memory Management Unit (MMU)
0 votes 726 views 8 replies Latest 2 days ago by Zenon Xiu (修志龙) Answer this
Answered ATCM ECC error causes prefetch abort despite ECC check being disabled.
  • Armv7 Exception Model
  • Cortex-R4
0 votes 3062 views 4 replies Latest 2 days ago by Alex21 Answer this
Answered cortex m23 execute function in ram result in hardfault
  • Cortex-M23
  • 3 (HardFault)
0 votes 292 views 4 replies Latest 3 days ago by saxon mark Answer this
Answered Cortex-M3 DA addressing not allowed for STM
  • Cortex-M3
0 votes 493 views 5 replies Latest 5 days ago by 42Bastian Schick Answer this
Answered Cortex-M3 push instruction execution time difference by number of registers
  • Cortex-M3
0 votes 663 views 1 replies Latest 6 days ago by 42Bastian Schick Answer this
Answered Virtual interrupt EOI mode & irq state Latest yesterday by HenryW1991 3 replies 569 views
Answered Arm cortex a53 giving abort when mmu is enabled and reading data from device region Latest 2 days ago by Zenon Xiu (修志龙) 8 replies 726 views
Answered ATCM ECC error causes prefetch abort despite ECC check being disabled. Latest 2 days ago by Alex21 4 replies 3062 views
Answered cortex m23 execute function in ram result in hardfault Latest 3 days ago by saxon mark 4 replies 292 views
Answered Cortex-M3 DA addressing not allowed for STM Latest 5 days ago by 42Bastian Schick 5 replies 493 views
Answered Cortex-M3 push instruction execution time difference by number of registers Latest 6 days ago by 42Bastian Schick 1 replies 663 views