System IP for enterprise

Getting Started

Infrastructure level systems demand sustainable on-chip bandwidth measured in terabits per second, coupled with ECC and RAS features to maintain system integrity, whilst at the same time supporting high-bandwidth IOs such as encryption engines, PCIe, SATA and multi-gigabit ethernet. To ensure the effectiveness of infrastructure class Arm Cortex processors, the whole system needs to be optimized. The CoreLink CCN Cache Coherent Network product family is specifically designed for such system optimization, enabling high bandwidth Networking and Server applications featuring 4,8 or 12 CPU cluster coherency with configurable level 3 caches.

The CCN interconnect couples tightly with the CoreLink Enterprise DMC supporting DDR4 DRAMs at the same time as managing ECC and providing RAS functionality. CoreLink NIC Non-Coherent Network Interconnect provides low latency peripheral connection, whilst CoreLink Enterprise GIC manages and distributes interrupts across multiple clusters, and even manages MSI(-X) based interrupts from sources such as PCIe. CoreLink SMMU provides IO virtualisation functions by accelerating address translation in hardware. Powerful CoreSight Debug and Trace components complete the offering and are also available for software debug and system optimization.

The net result is a secure, reliable system with non-blocking, free flowing data.

CoreLink Interconnect

Providing AMBA on-chip connectivity for the efficient movement of data within the system.

Learn more

CoreSight Debug Trace

A combination of IP blocks, system and software instrumentation to minimize risk and optimize performance of SoCs, from embedded to complex multi-core.

Learn more

Memory Controllers

High bandwidth and low latency access to memory across DDR3/4 memory types for best-in-class performance and power efficiency.

Learn more

System controllers

High performance IP blocks that perform critical functions within the SoC.

Learn more

IP Tooling

Software tools that automate the process of IP standardization around IP-XACT, using configuration and integration to help designers build better SoCs.

Learn more

TrustZone CryptoCell

Multi-layered hardware and software architecture combines hardware accelerators, hardware root-of-trust control with a rich layer of security software and off chip tools.

Learn more

Enterprise System Example

Get support

Community Blogs

Community Forums

Answered ACE protocol : Eviction and snoop request at same time
  • AMBA
  • l1
  • ACE
  • cache
0 votes 329 views 1 replies Latest 6 days ago by Christopher Tory Answer this
Answered Does AHB-Lite Protocol require the master processor to be pipelined?
  • ahb-lite
  • Processor Architecture
0 votes 149 views 1 replies Latest 13 days ago by Colin Campbell Answer this
Answered APB process when pstrb = "0000" or "0101" during write transaction 0 votes 249 views 2 replies Latest 18 days ago by Hyunkyu Answer this
Answered How do I add AHB interface to a processor with Load Store Architecture?
  • Processor Architecture
  • AMBA 2 AHB Interface
  • AHB
0 votes 407 views 2 replies Latest 24 days ago by Kedhar Guhan Answer this
Answered How to use SCB_DisableDCache() correctly? 0 votes 292 views 2 replies Latest 1 months ago by Shmuelg Answer this
Answered [AXI protocol] Is a master allowed to disable byte lanes in a non-narrow WRAP burst?
  • AXI
0 votes 365 views 2 replies Latest 1 months ago by Zax Answer this
Answered ACE protocol : Eviction and snoop request at same time Latest 6 days ago by Christopher Tory 1 replies 329 views
Answered Does AHB-Lite Protocol require the master processor to be pipelined? Latest 13 days ago by Colin Campbell 1 replies 149 views
Answered APB process when pstrb = "0000" or "0101" during write transaction Latest 18 days ago by Hyunkyu 2 replies 249 views
Answered How do I add AHB interface to a processor with Load Store Architecture? Latest 24 days ago by Kedhar Guhan 2 replies 407 views
Answered How to use SCB_DisableDCache() correctly? Latest 1 months ago by Shmuelg 2 replies 292 views
Answered [AXI protocol] Is a master allowed to disable byte lanes in a non-narrow WRAP burst? Latest 1 months ago by Zax 2 replies 365 views