Overview

Arm System IP is designed and tested alongside Cortex processors and Mali multimedia IP and provides an optimal path from processor to DRAM, maximising throughput whilst minimising latency throughout the system. CoreLink CCI Cache Coherent Interconnects are designed to be at the heart of every big.LITTLE system providing the same view of memory to each processor, and enabling fully coherent GPU support too. CoreLink DMC Dynamic memory controllers work closely with CoreLink CCI and low latency CoreLink NIC Network Interconnects, by balancing Quality of Service interconnect requirements with efficient LPDDR3/4 DRAM scheduling, and at the same time minimising head of line blocking for maximum throughput. 

Complementing CCI, NIC and DMC are CoreLink GIC for interrupt management and distribution and CoreLink SMMU for IO virtualization by providing hardware accelerated address translation. Powerful CoreSight Debug and Trace components complete the offering and are also available for software debug and system optimization. 

The net result for the end user is fluid responsive software with the ability to support displays with 4K content whilst still remaining within a mobile power budget and footprint. 

System IP Description

CoreLink Interconnect

Providing AMBA on-chip connectivity for the efficient movement of data within the system. Learn more

CoreSight Debug & Trace

A combination of IP blocks, system and software instrumentation to minimize risk and optimize performance of SoCs, from embedded to complex multi-core. Learn more

Memory Controllers

High bandwidth and low latency access to memory across LPDDR3/4 memory types for best-in-class performance and power efficiency. Learn more

System Controllers

High performance IP blocks that perform critical functions within the SoC from interrupt management to address translation/IO virtualization. Learn more

IP Tooling

Software tools that automate the process of IP standardization around IP-XACT, configuration and integration to help designers build better SoCs. Learn more

TrustZone CryptoCell

Multi-layered hardware and software architecture combines hardware accelerators, hardware root-of-trust control with a rich layer of security software and off chip tools. Learn more

Mobile System Example

Premium mobile system with CoreLink CCI-550

Get support

Resources

Community Blogs

Community Forums

Answered Access to AHB signals 0 votes 393 views 1 replies Latest 22 days ago by Colin Campbell Answer this
Answered To generate a FIQ from ARM GIC apart from setting GICC_CTLR.FIQEn what else needs to be configured?
  • Interrupt Handling
  • System Controllers
  • Generic Interrupt Controller
  • Interrupt
0 votes 2777 views 2 replies Latest 24 days ago by Soummya Mallick Answer this
Answered why the inter-core SGI interrupt cannot be trigged on GICv3 hardware
  • Generic Interrupt Controller (GIC)
0 votes 4112 views 9 replies Latest 28 days ago by MSK Answer this
Answered how to calculate unaligned address for APB? 0 votes 660 views 6 replies Latest 28 days ago by aditya raja Answer this
Answered why PSTRB signal in APB4 have four bits?
  • APB
  • AMBA
  • AMBA 4
0 votes 1418 views 4 replies Latest 29 days ago by Colin Campbell Answer this
Answered I have a question about the destination of HWRITE data signal. 0 votes 294 views 1 replies Latest 1 months ago by Colin Campbell Answer this
Answered Access to AHB signals Latest 22 days ago by Colin Campbell 1 replies 393 views
Answered To generate a FIQ from ARM GIC apart from setting GICC_CTLR.FIQEn what else needs to be configured? Latest 24 days ago by Soummya Mallick 2 replies 2777 views
Answered why the inter-core SGI interrupt cannot be trigged on GICv3 hardware Latest 28 days ago by MSK 9 replies 4112 views
Answered how to calculate unaligned address for APB? Latest 28 days ago by aditya raja 6 replies 660 views
Answered why PSTRB signal in APB4 have four bits? Latest 29 days ago by Colin Campbell 4 replies 1418 views
Answered I have a question about the destination of HWRITE data signal. Latest 1 months ago by Colin Campbell 1 replies 294 views