Mali-D51 Display Processor

Arm-MALI-D51 Block Diagram.

About Mali-D51

Arm Mali-D51 is the first Display Processor to bring the benefits of the new Komeda Display architecture to the Mainstream. Mali-D51 offloads the GPU by performing composition, in-line rotation, high quality scaling gamma/de-gamma and other imaging processing before sending the final image to the screen.

Learn More

Specification

Features Description 
Implementation Dual Display output. Compatible with all major display standards, including HDMI, MIPI, VESA, CEA-861, ITU-R .
Compatibility Display solution with Assertive Display 5 and MMU-600. Optimized to work with Arm Mali GPUs and Video Processors. 
Bandwidth Reduction AFBC1.2 support enables system-wide bandwidth reduction of up to 50%.
 Bus Interface   AMBA 4 AXI
Security Content is hardware protected right to the glass. The Arm Mali-D51 comes with a TrustZone secure layer for secure payment and is compatible with Arm GlobalPlatform™ Trusted User Interface and TrustZone Media Protection.
Composition Max of eight alpha-blended layers (2 can be video layers). Mixed HDR/SDR composition .
Scaling Scaling on the display processor reduces CPU/GPU power consumption. The Mali-D51 DPU can scale up to two layers in parallel. High quality up-scaling (up to 64x) and down-scaling (up to 6x) in any ratio .
Resolution Up to 2048 pixels wide with native 10-bit display output support.
Rotation 90°, 180° and 270° rotation is supported along with highly configurable cropping options. In-line rotation of up to 8x AFBC layers.
Picture Quality With color enhancements, single pixel accuracy for smooth window transitions and edge sharpening .
Input/Output Wide range of input and output formats supported.


  • A mali gpu chip.
  • Graphics Processing from Arm

    Including both graphics and GPU Compute technology, Mali GPUs offer a diverse selection of scalable solutions for low power to high performance smartphones, tablets and DTVs.

    Learn more
  • A chip used in augmented reality.
  • Related Products

    Arm Frame Buffer Compression (AFBC). Employing AFBC throughout the SoC saves significant system bandwidth and power. The AFBC protocol addresses the difficulty of creating increasingly more complex designs within the thermal limit of a mobile device. 

    Learn more

Get Support

Arm Support

Arm training courses and on-site system-design advisory services enable licensees to efficiently integrate the Mali Display Processor 51 into their design. 

Arm training courses Open a support case
Answered Where do I find presentations and photos from SC'18? 0 votes 634 views 0 replies Started 3 months ago by John Linford Answer this
Not answered Can I use Mali to access I/O registers?
  • Juno Arm Development Platform
  • Mali GPU (Midgard Architecture)
  • Mali OpenCL SDK
0 votes 17 views 0 replies Started 9 hours ago by Zhenyu Ning Answer this
Suggested answer DS-5 option "continue_on_error" setting in Eclipse
  • DS-5 Debugger
0 votes 83 views 2 replies Latest 11 hours ago by NOR Answer this
Suggested answer DSTREAM MIPI 60pin Adapter
  • debugger
  • DSTREAM
0 votes 70 views 2 replies Latest 13 hours ago by je2 Answer this
Not answered How do I add AHB interface to a processor with Load Store Architecture?
  • Processor Architecture
  • AMBA 2 AHB Interface
  • AHB
0 votes 17 views 0 replies Started 15 hours ago by Kedhar Guhan Answer this
Not answered Is there any scenario where HWDATA and HRDATA are used simultaneously?
  • AMBA 3 AHB Interface
0 votes 28 views 0 replies Started 15 hours ago by Kedhar Guhan Answer this
Answered How can I debug two A53 cores in DS-5 tool
  • Cortex-A53
  • Arm Development Studio
  • DS-5 Debugger
  • Debugging
0 votes 66 views 2 replies Latest 17 hours ago by DriverLike Answer this
Answered Mali T760: Undefined reference to `gbm_bo_get_offset'
  • Mali GPU (Midgard Architecture)
  • Mali-T760
0 votes 52 views 1 replies Latest 18 hours ago by Peter Harris Answer this
Not answered Fixed-point calculation using CMSIS_library
  • Cortex-M0
  • Digital Signal Processor (DSP)
  • CMSIS
  • Cortex-M4
0 votes 35 views 0 replies Started 19 hours ago by MnP_Junho Answer this
Not answered LCD interfacing with ARM cortex M0+ lpc845
  • Cortex-M
  • cortex-m0+
0 votes 21 views 0 replies Started yesterday by Aakansha Answer this
Suggested answer Energy probe issue - No data prints on Streamline
  • arm streamline
  • DS-5 Community Edition
0 votes 55 views 1 replies Latest yesterday by Ronan Synnott Answer this
Suggested answer Arm C-Compiler Control Flow Graph Generation
  • Arm Compiler
0 votes 86 views 1 replies Latest yesterday by Ronan Synnott Answer this
Answered Where do I find presentations and photos from SC'18? Started 3 months ago by John Linford 0 replies 634 views
Not answered Can I use Mali to access I/O registers? Started 9 hours ago by Zhenyu Ning 0 replies 17 views
Suggested answer DS-5 option "continue_on_error" setting in Eclipse Latest 11 hours ago by NOR 2 replies 83 views
Suggested answer DSTREAM MIPI 60pin Adapter Latest 13 hours ago by je2 2 replies 70 views
Not answered How do I add AHB interface to a processor with Load Store Architecture? Started 15 hours ago by Kedhar Guhan 0 replies 17 views
Not answered Is there any scenario where HWDATA and HRDATA are used simultaneously? Started 15 hours ago by Kedhar Guhan 0 replies 28 views
Answered How can I debug two A53 cores in DS-5 tool Latest 17 hours ago by DriverLike 2 replies 66 views
Answered Mali T760: Undefined reference to `gbm_bo_get_offset' Latest 18 hours ago by Peter Harris 1 replies 52 views
Not answered Fixed-point calculation using CMSIS_library Started 19 hours ago by MnP_Junho 0 replies 35 views
Not answered LCD interfacing with ARM cortex M0+ lpc845 Started yesterday by Aakansha 0 replies 21 views
Suggested answer Energy probe issue - No data prints on Streamline Latest yesterday by Ronan Synnott 1 replies 55 views
Suggested answer Arm C-Compiler Control Flow Graph Generation Latest yesterday by Ronan Synnott 1 replies 86 views