- How to pause system level timers while CPU execution is halted
- Arm DynamIQ Shared Unit Technical Reference Manual Revision r3p0
- The JTAG IDCODE for a Cortex processor
- Software implications for v8-A implementations with no hardware floating point
- ARM Cortex-A17 MPCore Processor Technical Reference Manual
For additional information search for Cortex-A17.