The Arm Cortex-A55 processor is a market-leading CPU that delivers the best combination of power efficiency and performance in its class. It is part of the first generation of application CPUs based on DynamIQ technology and features the latest Armv8-A architecture extensions, with dedicated machine learning instructions.
The Cortex-A55 incorporates an extensively redesigned microarchitecture system that improves performance across the board while being very competitive in area and power efficiency. It delivers up to 18% more performance at 15% better power efficiency when compared to its predecessor, the Cortex-A53.
Designed to be an extremely scalable CPU, the versatile Cortex-A55 can be used to address a wide range of applications with diverging cost, from the edge to the cloud. The Cortex-A55 can be implemented in both stand-alone applications or as a ‘LITTLE’ CPU to the Cortex-A75 with DynamIQ big.LITTLE.
Armv8.3 (LDAPR instructions only)
|ISA Support||A64, A32, and T32 instruction sets|
|Neon / Floating Point Unit||Optional|
|Max Number of CPUs in Cluster||Eight (8)|
|Physical Addressing (PA)||40-bit|
|Memory System and External Interfaces||L1 I-Cache / D-Cache||16KB to 64KB
|L2 Cache||Optional, 64KB to 256KB|
|L3 Cache||Optional, 512KB to 4MB|
|Bus Interfaces||ACE or CHI|
|Other||Functional Safety Support||ASIL D systematic|
|Interrupts||GIC Interface, GICv4|
|Debug||Armv8-A (plus Armv8.2-A extensions)|
|Embedded Trace Macrocell||ETMv4.2 (instruction trace)
Looking for more information on Arm Cortex-A55?
Get in touch to speak with one of our technical experts.
The Cortex-A55 Technical Reference Manual
For system designers, system integrators, and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.Read here
Cortex-A55 Software Optimization Guide
For software engineers and programmers, the software optimization guide examines the performance characteristics of instructions in detail.Read here
Cortex-A Series Programmer’s Guide to Armv8.2-A
Common to all Cortex-A series processors, this programmer's guide is useful for assembly and C language application development for
Cortex-A55 Safety Documents Package
For customers who needs to safety certification for their end products, Arm provides a Safety Documentation Package for silicon developers and safety-certified toolchain to accelerate the time to market.
Arm training courses and on-site system-design advisory services enable licensees to efficiently integrate the Cortex-A55 processor into their design to realize maximum system performance with lowest risk and fastest time-to-market.Arm training courses Arm Design Reviews Open a support case
|Answered||MMU and Cache configuration||0 votes||470 views||12 replies||Latest 12 hours ago by Vanhealsing||Answer this|
|Suggested answer||Significance of [MS] and [LS] in big-endian data bus in AHB5 Specification||0 votes||90 views||1 replies||Latest 12 hours ago by Colin Campbell||Answer this|
|Suggested answer||Looking for an eval board with octa core Armv8 CPU||0 votes||152 views||1 replies||Latest 18 hours ago by Martin Weidmann||Answer this|
|Suggested answer||Store data directly in RAM - ARM Cortex A53||1 votes||166 views||2 replies||Latest 18 hours ago by Martin Weidmann||Answer this|
|Suggested answer||DBM bit in descriptor||0 votes||128 views||3 replies||Latest 21 hours ago by 42Bastian Schick||Answer this|
|Suggested answer||How to load the program into the FPGA ROM block is connected to the I/Dcode Bus ?||0 votes||119 views||1 replies||Latest yesterday by Joseph Yiu||Answer this|
|Answered||MMU and Cache configuration Latest 12 hours ago by Vanhealsing||12 replies 470 views|
|Suggested answer||Significance of [MS] and [LS] in big-endian data bus in AHB5 Specification Latest 12 hours ago by Colin Campbell||1 replies 90 views|
|Suggested answer||Looking for an eval board with octa core Armv8 CPU Latest 18 hours ago by Martin Weidmann||1 replies 152 views|
|Suggested answer||Store data directly in RAM - ARM Cortex A53 Latest 18 hours ago by Martin Weidmann||2 replies 166 views|
|Suggested answer||DBM bit in descriptor Latest 21 hours ago by 42Bastian Schick||3 replies 128 views|
|Suggested answer||How to load the program into the FPGA ROM block is connected to the I/Dcode Bus ? Latest yesterday by Joseph Yiu||1 replies 119 views|