Cortex-A76AE

The Cortex-A76AE is based on the second generation DynamIQ CPU, Cortex-A76 and comes with Split-Lock capability which includes Dual Core Lock-Step (DCLS), an advanced feature for increased fault tolerance designs.

Cotex-A76AE Block Diagram

Getting Started

The Cortex-A76AE is the first of an all new Arm Cortex-A family of Automotive Enhanced (AE), high performance processors. It is designed for devices undertaking complex and demanding safety critical tasks. The Cortex-A76AE is based on the second generation DynamIQ CPU, Cortex-A76 and comes with Dual Core Lock-Step (DCLS), an advanced feature for increased fault tolerance designs. 

The Cortex-A76AE is part of Arm's Safety Ready program, a collection of products across the Arm portfolio that have been through various and rigorous levels of functional safety systematic flows and development. 

Key benefits

  • Split-Lock capability which offers the flexibility to operate in two modes; split mode for performance and lock mode for safety.
  • Fault-tolerant operation in lock mode with DCLS.
  • 4x performance for inference machine learning at the edge.

Key features compared to Cortex-A75

  • 40% better power efficiency per core.
  • 35% improved performance per core. 

Specifications

Architecture Armv8-A (Harvard)  
Extensions
  • Armv8.1 extensions
  • Armv8.2 extensions
  • Cryptography extensions
  • RAS extensions
  • Armv8.3 (LDAPR instructions only)

ISA support
  • A64
  • A32 and T32 (at the EL0 only)
 
Microarchitecture Pipeline Out-of-order
  Superscalar Yes
  NEON / Floating Point Unit Included
  Cryptography Unit Optional
  Max number of CPUs in cluster Four (4)
  Physical Addressing (PA) 40-bit
  Dual Core Lock-Step (DCLS) Yes (in safety-mode)
Memory system and external interfaces L1 I-Cache / D-Cache 64KB
  L2 Cache 256KB to 512KB
  L3 Cache Optional, 512KB to 4MB
  ECC Support Yes
  LPAE Yes
  Bus interfaces AMBA ACE or CHI
  ACP Optional
  Peripheral Port Optional
Other Functional Safety Support Supports ASIL D diagnostics
  Security TrustZone
  Interrupts GIC interface, GICv4
  Generic timer Armv8-A
  PMU PMUv3
  Debug Armv8-A (plus Armv8.2-A extensions)
  CoreSight CoreSightv3
  Embedded Trace Macrocell ETMv4.2 (instruction trace)

  • A program that is running on a desktop.
  • Cortex-A Series Programmer's Guide for Armv8-A

    Common to all Cortex-A series processors, this programmer's guide is useful for assembly and C language application development for Armv8-A.

    Get the guide
  • a ulink, a board, a desktop.
  • Development Tools for Cortex-A

    Arm and our partners provide specialist code generation, debug and analysis tools for software development on Cortex-A series processors, such as DS-5 Development Studio.

    Development Tools

Get Support

Arm Support

Arm training courses and on-site system-design advisory services enable licensees to efficiently integrate the Cortex-A76AE processor into their design to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Arm Design Reviews  Open a support case

Community Blogs

Community Forums

Answered Is there a vendor based on M23 or M33 chip? 0 votes 3642 views 3 replies Latest 6 hours ago by YU *** YU Answer this
Suggested answer How to properly measure sleep time with DWT?
  • measure
  • dwt
  • sleep
  • event
  • mode
  • Interrupt
  • sleepcnt
0 votes 1865 views 1 replies Latest yesterday by Woeber Johannes Answer this
Not answered Updating PC register in aarch64 mode
  • Cortex-A55
  • Armv8
0 votes 46 views 0 replies Started yesterday by PrabhuKrishnan Answer this
Suggested answer Number of performance monitoring units in ARM Cortex A-53 and A-9
  • Cortex-A53
  • Cortex-A9
0 votes 82 views 1 replies Latest 2 days ago by 42Bastian Schick Answer this
Suggested answer Push/Pop in Cortex A55 64bit mode
  • Cortex-A55
0 votes 95 views 1 replies Latest 4 days ago by 42Bastian Schick Answer this
Answered Barrier after access to memory mapped register?
  • Cortex-A53
  • AArch64
0 votes 1270 views 9 replies Latest 6 days ago by dedoz Answer this
Answered Is there a vendor based on M23 or M33 chip? Latest 6 hours ago by YU *** YU 3 replies 3642 views
Suggested answer How to properly measure sleep time with DWT? Latest yesterday by Woeber Johannes 1 replies 1865 views
Not answered Updating PC register in aarch64 mode Started yesterday by PrabhuKrishnan 0 replies 46 views
Suggested answer Number of performance monitoring units in ARM Cortex A-53 and A-9 Latest 2 days ago by 42Bastian Schick 1 replies 82 views
Suggested answer Push/Pop in Cortex A55 64bit mode Latest 4 days ago by 42Bastian Schick 1 replies 95 views
Answered Barrier after access to memory mapped register? Latest 6 days ago by dedoz 9 replies 1270 views