- How to pause system level timers while CPU execution is halted
- Arm DynamIQ Shared Unit Technical Reference Manual Revision r3p0
- Why are CoreSight debuggers unable to discover the memory-mapped Activity Monitor Unit (AMU) which does not have a CoreSight ROM table entry?
- The JTAG IDCODE for a Cortex processor
- Design Sign-off Model (DSM) does not function correctly in simulation.
- Cortex-A5 MPCore Technical Reference Manual
- Software implications for v8-A implementations with no hardware floating point
- ARM Cortex‑A5 NEON Media Processing Engine Technical Reference Manual Revision r0p1
- ARM Cortex‑A5 Floating-Point Unit Technical Reference Manual Revision r0p1
- RealView Platform Baseboard for Cortex-A8 User Guide
- Cortex-A8 Technical Reference Manual
For additional information search for Cortex-A8.