Neoverse E1

The Neoverse E1 processor is a new class of highly efficient CPU designed specifically for throughput compute workloads.

Neoverse E1 block diagram

Getting started

The Arm Neoverse E1 CPU delivers best-in-class throughput efficiency. It incorporates a new simultaneous multithreading (SMT) microarchitecture design. With SMT, the processor can execute two threads concurrently resulting in better aggregate throughput performance.

The Neoverse E1 delivers 2.1x more compute performance, 2.7x more throughput performance and 2.4x better throughput efficiency compared to the Cortex-A53. The design is highly scalable to support throughput demands for next generation edge to core data transport.


Specifications

General Architecture Armv8-A (Harvard)
Extensions
  • Armv8.1 extensions
  • Armv8.2 extensions
  • Advanced SIMD and floating-point
  • Cryptography extensions
  • RAS extensions
  • Armv8.3 LDAPR instructions
  • Armv8.4 Dot Product support instructions
  • Armv8.5 PSTATE SSBS bit
  ISA support A64
Microarchitecture Pipeline Out-of-order
Superscalar Yes
NEON/Floating Point Unit Included
Cryptography Unit Optional
Max number of CPUs in cluster Eight (8)
  Physical addressing (PA) 44-bit
Memory system and external interfaces L1 I-Cache / D-Cache 32KB to 64KB
  L2 Cache Optional, 64KB to 256KB
  L3 Cache Optional, 512KB to 4MB
  ECC Support Yes
  Bus interfaces AMBA ACE or CHI
  ACP Optional
  Peripheral Port Optional
Other Functional Safety Support Safety package
Security TrustZone
  Interrupts GIC interface, GICv4
  Generic timer Armv8-A
  PMU PMUv3
  Debug Armv8-A (plus Armv8.2-A extensions)
  CoreSight CoreSightv3
  Embedded Trace Macrocell ETMv4.2 (instruction trace)

Get Support

Arm Support

Arm training courses and on-site system-design advisory services enable licensees to efficiently integrate the Cortex-M35P processor into their design to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Arm Design Reviews  Open a support case

Community Blogs

Community Forums

Answered Where do I find presentations and photos from SC'18? 0 votes 609 views 0 replies Started 3 months ago by John Linford Answer this
Suggested answer DS-5: how to generate makefile dependency files for assembly files?
  • Arm Compiler 6
  • DS-5 Ultimate Edition
  • DS-5 Community Edition
0 votes 10 views 1 replies Latest 5 hours ago by Nick S. Answer this
Suggested answer setting brakpoint from code 0 votes 26 views 1 replies Latest 11 hours ago by 42Bastian Schick Answer this
Not answered Streamline shows unknown code
  • Streamline Performance Analyzer
0 votes 18 views 0 replies Started 11 hours ago by josecm Answer this
Answered aarch64 Exception Level Sw itch from EL1 to EL0 0 votes 93 views 7 replies Latest 14 hours ago by michaelyuanfeng Answer this
Answered Looking for an eval board with octa core Armv8 CPU
  • AArch64
0 votes 272 views 7 replies Latest 14 hours ago by 42Bastian Schick Answer this
Answered Where do I find presentations and photos from SC'18? Started 3 months ago by John Linford 0 replies 609 views
Suggested answer DS-5: how to generate makefile dependency files for assembly files? Latest 5 hours ago by Nick S. 1 replies 10 views
Suggested answer setting brakpoint from code Latest 11 hours ago by 42Bastian Schick 1 replies 26 views
Not answered Streamline shows unknown code Started 11 hours ago by josecm 0 replies 18 views
Answered aarch64 Exception Level Sw itch from EL1 to EL0 Latest 14 hours ago by michaelyuanfeng 7 replies 93 views
Answered Looking for an eval board with octa core Armv8 CPU Latest 14 hours ago by 42Bastian Schick 7 replies 272 views