Entitlements could not be checked due to an error reaching the service. Showing non-confidential search results only.
Product Type
Themes

Find the Tools and Software for Your Project

Product Type
Themes
Search Results
Results 1-10 of 38
ListGrid
RelevanceA-ZDate
Arm Design Checklists User Guide

Design Checklists help hardware designers check that their Arm-based designs are fit for purpose and follow Arm’s recommended design guidelines.

Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual

This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.

Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual

A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.

How should CNTVALUEB[63:0] and TSVALUEB[63:0] inputs be driven in Arm based systems?

Requires the SoC designer to generate and distribute only one view of time across the ... If the processor samples these inputs on different clock domains, then separate ... This approach

How do I program a hardware breakpoint to halt an Armv9-A, Armv8-A, or Armv8-R processor?

Background ... DBGBCR[ 8: 5] =='b1111 -> (BAS) Byte Address Select: for A64 and A32 instructions ... This means the updated breakpoint configuration might not take effect for many cycles.

What is the frequency requirement for the System Counter?

Answer ... It is not efficient to enter retention when frequent wake-up events are expected. ... Examples: ... Since SystemReady compliance is not sought, SystemReady imposes no requirements.

Arm Cortex-A Processor Comparison Table

Comparison table for the Cortex-A processor.

Where can I get Arm Compiler to validate processor IP?

An IP bundle may require you to use an old version of Arm Compiler for validation. You may do so. ... Note ... Version(s) mentioned in processor IP bundle Actual version(s) 6.22.1

32/64 bit ARM Execution State support (Aarch32/AArch64) for ARM CPUs

For Cortex-A/Cortex-AE/Cortex-X/Neoverse products, the AArch32/AArch64 support is ... *A510 r0 **A510 r1 ... 32/64 bit ARM Execution State support (Aarch32/AArch64) for ARM CPUs KBA

What is the PADDRDBG31 input used for and how should it be connected?

How should the PADDRDBG31 input be connected? ... This is permitted because the Software Lock function has been deprecated in CoreSight ... EXAMPLES: System Trace Macrocells (STM or STM-500).