Cortex-M System Design Kit.

Overview


The Cortex-M System Design Kit includes:

  • A selection of AMBA AHB and APB infrastructure components
  • Essential peripherals such as GPIO, timers, watchdog, and UART
  • Example systems for Cortex-M0, Cortex-M3 and Cortex-M4 processors
  • Compilation and simulation scripts for the Verilog environment
  • Software drivers and example programs

This product is included in the Arm Corstone foundation IP

Learn more
  • Manual containing technical information.
  • Cortex-M System Design Kit Technical Reference Manual

    The Technical Reference Manual is written for system designers to design products with the Arm Cortex-M processors.

    Read here
  • A program that is running on a desktop.
  • 10 Useful Facts About the Cortex-M System Design Kit

    A useful blog written by a key Arm Cortex-M Technical Specialist answering most frequently asked questions by system designers.

    Discover more

Cortex-M System Design Kit System Example

The Cortex-M System Design Kit provides example AMBA systems to bring the designer to a point of a working system as quickly as possible, offering a library of fundamental peripherals and interconnect generation along with software drivers and examples.

The example system supports a number of configuration options. For example:

  • DMA option – if the ARM CoreLink DMA-230 DMA controller is licensed you can plug in the DMA controller and use it in the system immediately. You can also modify the design to use your own DMA controller.
  • Bit band wrapper – if the system requires bit band compatibility with Cortex-M3 or Cortex-M4 this functionality can be included.
  • Boot ROM – this option demonstrates how to design a system with boot loader ROM in addition to the user program memory (for example Flash).

It is straightforward to extend the example system and plug in other peripheral designs. For designers new to AMBA, the example AHB and APB slaves are a good starting point for your design.

An example system for Cortex-M3 and Cortex-M4 processors is also included, as the following figure shows.

The Cortex-M3 or Cortex-M4 system has the same memory map and interrupt assignments as the Cortex-M0 system. It also uses the same AMBA APB subsystem as the Cortex-M0 example. Again, the integration of the DMA controller and boot loader are optional.

 


CMSDK Description

For embedded designs, the Cortex-M System Design Kit is a comprehensive set of IP that helps developers build SoCs for this application.

The Cortex-M System Design Kit consists of:

APB components

  • APB example slave.
  • APB timer.
  • APB UART.
  • APB dual timer.
  • APB watchdog.
  • APB slave multiplexer.
  • APB subsystem.
  • APB timeout monitor.

 

Advanced AHB-Lite components

  • AHB bus matrix.
  • AHB upsizer.
  • AHB downsizer.
  • AHB to APB asynchronous bridge.
  • AHB to AHB and APB asynchronous bridge.
  • AHB to AHB synchronous bridge.
  • AHB to AHB sync-down bridge.
  • AHB to AHB sync-up bridge.

 

The memory models

  • ROM model wrapper.
  • RAM model wrapper.
  • Behavioral SRAM model with AHB interface.
  • 32-bit Flash ROM behavioral model.
  • 16-bit Flash ROM behavioral model.
  • SRAM synthesizable (for FPGA) model.
  • FPGA ROM.
  • External asynchronous 8-bit SRAM.
  • External asynchronous 16-bit SRAM.

The verification components

  • AHB-Lite protocol checker.
  • APB protocol checker.
  • AHBFile Reader Bus Master(FRBM).

 


Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses Open a support case

Resources

Community Blogs

Community Forums

Suggested answer boundary concept
  • AMBA
  • AXI
  • AHB
0 votes 55 views 1 replies Latest 16 hours ago by Georgia James Answer this
Suggested answer FFT algorithm
  • fft
  • Cortex-M3
  • Cortex-M
  • STM32F
0 votes 880 views 3 replies Latest 17 hours ago by joedenly Answer this
Suggested answer Cache Maintenance Transactions
  • AMBA
  • ACE
  • cache
  • Interface
0 votes 284 views 4 replies Latest 19 hours ago by Taniya Garg Answer this
Suggested answer Request for advise on better ARM learning path for VLSI engineer
  • FPGA
0 votes 65 views 1 replies Latest yesterday by Joseph Yiu Answer this
Suggested answer How to handle clean operation in Data Cache
  • Cache coherency
2 votes 269 views 1 replies Latest 5 days ago by Christopher Tory Answer this
Suggested answer How to handle Cache flush in ACE?
  • AMBA
  • ACE
  • cache
  • Interface
1 votes 226 views 1 replies Latest 5 days ago by Christopher Tory Answer this
Suggested answer boundary concept Latest 16 hours ago by Georgia James 1 replies 55 views
Suggested answer FFT algorithm Latest 17 hours ago by joedenly 3 replies 880 views
Suggested answer Cache Maintenance Transactions Latest 19 hours ago by Taniya Garg 4 replies 284 views
Suggested answer Request for advise on better ARM learning path for VLSI engineer Latest yesterday by Joseph Yiu 1 replies 65 views
Suggested answer How to handle clean operation in Data Cache Latest 5 days ago by Christopher Tory 1 replies 269 views
Suggested answer How to handle Cache flush in ACE? Latest 5 days ago by Christopher Tory 1 replies 226 views