Beetle 3 Medium Circuit Board.

Getting Started

The Arm Beetle IoT evaluation board is built around the Arm CoreLink SSE-100 Subsystem, which allows design teams to create IoT endpoints faster and with lower risk. Arm’s scalable IP solutions are designed to target across the value chain, from sensors to servers. Arm’s IoT subsystem with Mbed OS is a complete reference system, that reduces the complexity and risk of a SoC design for IoT endpoints. The subsystem features a range of peripherals and interfaces. It is specifically designed for use with Cortex-M processors and Arm Cordio Bluetooth Smart Radio IP. Arm has taken this subsystem and generated a proof of concept test chip called Beetle.

Key benefits of the Arm Beetle board include:

  • Single-chip Cortex-M3 based IoT design
  • Features embedded Flash and Bluetooth
  • Evaluate and develop IoT applications 

Applications

Evaluation of Arm IP for IoT in a system context.

Specifications

Board name (short)  Beetle
Part number V2M-Beetle-0340A
PCB number HBI-0295B
Datasheet V2M_Beetle_datasheet
Manuals Technical Reference Manual
Form factor
69 x 53mm (2.7 x 2.1 inches)
CPU
Arm Cortex-M3
Subsystem Arm CoreLink SSE-100 Subsystem
Radio Cordio BT4.2 Bluetooth Smart radio
Memory 256KB of embedded flash
  2MB of external QSPI flash
Debug
JTAG

SWD
  CMSIS-DAP with a virtual UART port
  4-bit TRACE
 Expansion GPIO
  UART
  SPI
  I2C
  Analog signals

 

Key product highlights

The central element of the platform is the IoT subsystem, which is pre-validated allowing the user to hit the ground running. Arm extended the IoT subsystem, attaching the Arm Cortex-M3 processor, the Arm Cordio Bluetooth Smart radio, the TSMC embedded flash and a host of other complementary peripherals to create the Beetle test-chip.

The design is fully compliant with Arm’s Mbed OS IoT software framework, which enables rapid development and prototyping. It is loaded with debug features including: JTAG, SWD, CMSIS-DAP and TRACE. The Beetle board has support for expansion using Arduino® headers. It is an ideal platform for the evaluation of an Arm CoreLink SSE-100 Subsystem IoT subsystem.

A microcontroller-based configuration mechanism provides an easy, USB-based, plug-and-play method for programming software and firmware into the system flash memory from an attached PC.


Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Answered Where do I find presentations and photos from SC'18? 0 votes 609 views 0 replies Started 3 months ago by John Linford Answer this
Not answered Mali Offline Compiler Vulkan External glslangValidator.exe 0 votes 13 views 0 replies Started 6 hours ago by garric Answer this
Suggested answer DS-5: how to generate makefile dependency files for assembly files?
  • Arm Compiler 6
  • DS-5 Ultimate Edition
  • DS-5 Community Edition
0 votes 26 views 1 replies Latest 9 hours ago by Nick S. Answer this
Suggested answer setting brakpoint from code 0 votes 33 views 1 replies Latest 15 hours ago by 42Bastian Schick Answer this
Not answered Streamline shows unknown code
  • Streamline Performance Analyzer
0 votes 26 views 0 replies Started 15 hours ago by josecm Answer this
Answered aarch64 Exception Level Sw itch from EL1 to EL0 0 votes 99 views 7 replies Latest 18 hours ago by michaelyuanfeng Answer this
Answered Looking for an eval board with octa core Armv8 CPU
  • AArch64
0 votes 276 views 7 replies Latest 18 hours ago by 42Bastian Schick Answer this
Suggested answer Windows version of arm-linux-gnueabi and arm-linux-gnueabihf for gcc8
  • GCC
  • GNU
  • Linux
0 votes 227 views 1 replies Latest 19 hours ago by Przemyslaw Wirkus Answer this
Suggested answer Cache Maintenance Transactions
  • AMBA
  • ACE
  • cache
  • Interface
0 votes 195 views 2 replies Latest yesterday by Taniya Garg Answer this
Suggested answer How to handle clean operation in Data Cache
  • Cache coherency
2 votes 223 views 1 replies Latest yesterday by Christopher Tory Answer this
Suggested answer How to handle Cache flush in ACE?
  • AMBA
  • ACE
  • cache
  • Interface
1 votes 185 views 1 replies Latest yesterday by Christopher Tory Answer this
Not answered reference source code to verify the Cortex-R52
  • cortex-r52
  • Evaluation Boards
0 votes 26 views 0 replies Started yesterday by Jorney Answer this
Answered Where do I find presentations and photos from SC'18? Started 3 months ago by John Linford 0 replies 609 views
Not answered Mali Offline Compiler Vulkan External glslangValidator.exe Started 6 hours ago by garric 0 replies 13 views
Suggested answer DS-5: how to generate makefile dependency files for assembly files? Latest 9 hours ago by Nick S. 1 replies 26 views
Suggested answer setting brakpoint from code Latest 15 hours ago by 42Bastian Schick 1 replies 33 views
Not answered Streamline shows unknown code Started 15 hours ago by josecm 0 replies 26 views
Answered aarch64 Exception Level Sw itch from EL1 to EL0 Latest 18 hours ago by michaelyuanfeng 7 replies 99 views
Answered Looking for an eval board with octa core Armv8 CPU Latest 18 hours ago by 42Bastian Schick 7 replies 276 views
Suggested answer Windows version of arm-linux-gnueabi and arm-linux-gnueabihf for gcc8 Latest 19 hours ago by Przemyslaw Wirkus 1 replies 227 views
Suggested answer Cache Maintenance Transactions Latest yesterday by Taniya Garg 2 replies 195 views
Suggested answer How to handle clean operation in Data Cache Latest yesterday by Christopher Tory 1 replies 223 views
Suggested answer How to handle Cache flush in ACE? Latest yesterday by Christopher Tory 1 replies 185 views
Not answered reference source code to verify the Cortex-R52 Started yesterday by Jorney 0 replies 26 views