Getting Started

Neoverse reference designs provide useful resources with best practices on how to integrate a Neoverse compute subsystem within a larger SoC. These compute subsystems are targeted at addressing requirements for specific applications in the cloud-to-edge infrastructure markets including servers, edge compute nodes, networking-storage-security offloads, mezzanine cards, 5G stations and access points. 


Neoverse N1 hyperscale reference design

The Neoverse N1 hyperscale reference design details the integration of a high core count server-class SoC subsystem using the Neoverse N1 CPU, CMN-600 coherent mesh interconnect and supporting system IP.

Neoverse N1 Hyperscale Reference Design diagram

  • 64x Neoverse N1 CPUs, each with 1MB private L2, providing 64 threads of parallel execution
  • 8x8 coherent mesh interconnect (CMN-600) configuration with 64MB of shared system level cache
  • CPUs connected directly to the mesh in dual-core configurations for lowest latency
  • 4x CCIX links for multi-socket, chiplets and accelerator attached configurations
  • 8x memory channels supporting DDR4-3200
  • GIC-600 and CoreSight SoC-400 interfacing over the mesh
  • MMU-600 system MMU and NIC-450 non-coherent interconnect integration with PCIe Gen4 support
  • Fully compliant with Arm ServerReady 1.0 specification

Neoverse N1 edge reference design

The Neoverse N1 edge reference design details the integration of a moderate core count edge server SoC subsystem with the Neoverse N1 CPU and CMN-600 mesh interconnect.

Neoverse N1 Edge Reference Design diagram 

  • 8x Neoverse N1 CPUs, each with 512kB private L2, providing 8 threads of parallel execution
  • 4x2 CMN-600 configuration with 8MB of shared system level cache
  • CPUs are connected to the mesh through quad-core clusters with 2MB shared L3
  • 4x CCIX links to support chiplet and accelerator attached configurations
  • 2x memory channels supporting DDR4-3200
  • GIC-600 generic interrupt controller and CoreSight SoC-400 debug and trace IP interfacing over the mesh
  • MMU-600 system MMU and NIC-450 non-coherent interconnect integration with PCIe Gen4 support
  • Fully compliant with Arm ServerReady 1.0 specification

Neoverse E1 edge reference design

The Neoverse E1 edge reference design details the integration of a moderate core count high data throughput SoC subsystem with the Noeverse E1 CPU and CMN-600 mesh interconnect.

Neoverse E1 Edge Reference Design diagram 

  • 16x Neoverse E1 CPUs, each with 256kB private L2, providing 32 threads of parallel execution
  • 4x2 CMN-600 mesh configuration with 8MB of shared system level cache
  • CPUs are connected to the mesh through octa-core clusters with 2MB shared L3
  • 4x CCIX links to support chiplet and accelerator attached configurations
  • 2x memory channels supporting DDR4-3200
  • GIC-600 generic interrupt controller and CoreSight SoC-400 debug and trace IP interfacing over the mesh
  • MMU-600 system MMU and NIC-450 non-coherent interconnect integration with PCIe Gen4 support
  • Fully compliant with Arm ServerReady 1.0 specification

Request information

Want to know more about system guidance? Contact Arm today.

Contact us

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses Open a support case

Community Blogs

Community Forums

Answered Where do I find presentations and photos from SC'18? 0 votes 609 views 0 replies Started 3 months ago by John Linford Answer this
Suggested answer DS-5: how to generate makefile dependency files for assembly files?
  • Arm Compiler 6
  • DS-5 Ultimate Edition
  • DS-5 Community Edition
0 votes 8 views 1 replies Latest 5 hours ago by Nick S. Answer this
Suggested answer setting brakpoint from code 0 votes 26 views 1 replies Latest 11 hours ago by 42Bastian Schick Answer this
Not answered Streamline shows unknown code
  • Streamline Performance Analyzer
0 votes 18 views 0 replies Started 11 hours ago by josecm Answer this
Answered aarch64 Exception Level Sw itch from EL1 to EL0 0 votes 91 views 7 replies Latest 13 hours ago by michaelyuanfeng Answer this
Answered Looking for an eval board with octa core Armv8 CPU
  • AArch64
0 votes 272 views 7 replies Latest 14 hours ago by 42Bastian Schick Answer this
Answered Where do I find presentations and photos from SC'18? Started 3 months ago by John Linford 0 replies 609 views
Suggested answer DS-5: how to generate makefile dependency files for assembly files? Latest 5 hours ago by Nick S. 1 replies 8 views
Suggested answer setting brakpoint from code Latest 11 hours ago by 42Bastian Schick 1 replies 26 views
Not answered Streamline shows unknown code Started 11 hours ago by josecm 0 replies 18 views
Answered aarch64 Exception Level Sw itch from EL1 to EL0 Latest 13 hours ago by michaelyuanfeng 7 replies 91 views
Answered Looking for an eval board with octa core Armv8 CPU Latest 14 hours ago by 42Bastian Schick 7 replies 272 views