CoreLink CCI-550

The Arm CoreLink CCI-550 Cache Coherent Interconnect

Getting Started

The Arm CoreLink CCI-550 Cache Coherent Interconnect provides full cache coherency between big.LITTLE processor clusters, Mali GPU, and other agents such as network interfaces or accelerators. It can support up to six ACE interfaces and six memory interfaces for the efficient movement of data across the SoC.

CCI-550 provides:

  • A trusted interconnect solution enabling multiple applications.

  • Optimized path to memory that enhances the user experience.

  • Highest efficiency coherent interconnect.

Specifications

 Features Details
 AMBA AMBA 4 ACE
 ACE Slave interfaces 1-6 for fully coherent processors including Arm Cortex and Mali GPU
 Memory and System master interfaces 1-6 memory interfaces
1-3 system interfaces
 Coherency and snoop filter Integrated snoop filter maintains directory of 
processor cache contents, reduces CPU snoops and reduces system power
 Memory map 32-48 bit physical address width, configurable address map
40, 44, or 48-bit DVM

  • TRM

  • CoreLink CCI-550 Technical Reference Manual

    For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    CCI-550 TRM
  • A guide on software optimization.

  • AMBA 4 ACE Specification

    CoreLink CCI-550 is built on the AMBA 4 ACE specification, targeting high bandwidth, high clock frequency system designs.

    AMBA specs
  • A program that is running on a desktop.

  • Extended System Coherency

    A three-part series of blogs on cache coherency fundamentals, and why they matter to system design.

    Learn more
  • A program that is running on a desktop.

  • System Validation at Arm

    Enabling Partners to Build Better Systems

    Download
  • A program that is running on a desktop.

  • Introduction to AMBA 4 ACE

    This paper focuses on the AMBA ACE and ACE-Lite interfaces, which introduce system-level coherency, cache maintenance, Distributed Virtual Memory (DVM) and barrier transaction support. It is used for multi-core processor systems to enable big.LITTLE software to run effectively, increasing system efficiency.

    Download
  • A program that is running on a desktop.

  • Quality of Service (QoS) in Arm Systems: An Overview

    Nearly all performance-oriented SoCs are dependent on high bandwidth and low latency external memory systems to deliver within cost and performance constraints. This paper goes through the QoS functions that help deliver predictable performance in Arm systems.

    Download
  • A program that is running on a desktop.

  • QoS for High-Performance and Power-Efficient HD Media... - Arm

    Ensuring the demands of video streaming are consistently met while minimizing cost and maximizing battery life are the challenges for today's SoC designer. This paper explores how QoS mechanisms can enable lower latency while maintaining sufficient overall system bandwidth.

    Download

Get support

Community Blogs

Blog post image
Keeping up with the Cadence: Accelerating Implementation with POP IP

Arm POP IP adds value in four key ways, helping you keep up with the cadence and bring the latest Arm processor cores to market.

1 months ago by Kelvin Low
Blog post image
Five benefits of hiring a Design Services company

Arm created the Arm Approved Design Partner Program (AADP) in 2016 to enable partners to turn their product concepts into working silicon more quickly. While the program was conceived to assist new customers, e.g. start-ups and OEMs, with their…

2 months ago by Joe Hanson
Blog post image
New online training course – Arm Cortex processor behaviors

We are pleased to announce a new online training topic - Arm Cortex processor behavior.

3 months ago by Joel Eaton
4
Blog post image
Arm Delivers a Comprehensive Physical IP Platform for Optimized SoCs with…

During the 2018 TSMC Technology Symposium USA event, Arm’s Physical Design Group introduced its development plans for the Artisan physical IP portfolio on TSMC’s 22nm ultra-low power (ULP) and ultra-low leakage (ULL) process platforms.

3 months ago by Geetha Rangarajan
Blog post image
Say hello to Arm at E-18 in Denmark

If you are heading to E-18, Denmark's largest electronic fair, be sure to visit the Arm booth (#4239, Hall C).

4 months ago by Debbie Dekker
1
Blog post image
Virtual prototypes: 5 considerations when choosing software development pla

This blog will address common questions that we get from customers when talking about virtual prototypes for software development. Let’s start with virtual prototypes!

6 months ago by Rob Kaye

Community Forums

Suggested answer why PSTRB signal in APB4 have four bits?
  • AMBA 4
 0 votes 193 views 2 replies Latest 13 days ago by Colin Campbell Answer this
Not answered [ARM GICv3 - GIC Stream protocol] An interrupt being retrieved from a CPU interface! 0 votes 95 views 0 replies Started 24 days ago by jaycekr Answer this
Suggested answer apb protocol checker (assertions) 0 votes 315 views 1 replies Latest 1 months ago by Colin Campbell Answer this
Suggested answer Any advice on running 180nm ROM/RAM compilers on modern Linux? 0 votes 832 views 2 replies Latest 1 months ago by yrpeng Answer this
Suggested answer apb 2.0 continuous transfer 0 votes 368 views 1 replies Latest 1 months ago by Colin Campbell Answer this
Suggested answer AMBA AXI reset 0 votes 433 views 1 replies Latest 1 months ago by Colin Campbell Answer this
Suggested answer why PSTRB signal in APB4 have four bits? Latest 13 days ago by Colin Campbell 2 replies 193 views
Not answered [ARM GICv3 - GIC Stream protocol] An interrupt being retrieved from a CPU interface! Started 24 days ago by jaycekr 0 replies 95 views
Suggested answer apb protocol checker (assertions) Latest 1 months ago by Colin Campbell 1 replies 315 views
Suggested answer Any advice on running 180nm ROM/RAM compilers on modern Linux? Latest 1 months ago by yrpeng 2 replies 832 views
Suggested answer apb 2.0 continuous transfer Latest 1 months ago by Colin Campbell 1 replies 368 views
Suggested answer AMBA AXI reset Latest 1 months ago by Colin Campbell 1 replies 433 views