Getting Started

The Arm CoreLink Network Interconnect offers highly configurable topology with Network on Chip (NoC)-like properties that enable you to build high performance, optimized, AMBA-compliant SoC connectivity. CoreLink Network Interconnect is configurable across a wide range of applications from a single bridge component, for example an AHB to AXI protocol bridge, to a complex infrastructure that consists of up to 128 masters and 64 slaves in a combination of different AMBA protocols.

  • CoreLink NIC-450 Network Interconnect Chip.
  • CoreLink NIC-450

    • Library of key interconnect IP that enables designers to build a scalable and configurable network interconnect
    • Available with a new tooling automation flow using CoreLink Creator that employs algorithms to accelerate configuration based on design requirements
    • Enables integrated tooling environment using CoreLink Creator and Socrates DE (licensed separately) for configuring complex interconnect subsystem designs.
    • Includes all NIC-400 features
  • CoreLink NIC-400 Network Interconnect Chip.
  • CoreLink NIC-400

    • Fully configurable, hierarchical, low latency, low power connectivity for AMBA 4 AXI4, AXI3, AHB-Lite and APB interfaces.
    • Scalable for multiple applications from simple single core designs, up to large coherent systems as a companion to CoreLink CCI and CCN coherent interconnects.

    NIC-400 TRM

NIC-450 and CoreLink Creator

CoreLink Creator with its harvesting flows and enhanced tooling environment provides significant improvements to configure NICs, which decreases time to market.

Functional enhancement in NIC-400r1 with QVN-terminate feature to resolve head-of-line blocking when accessing DRAM provide:

  • Improved support for QVN with DMC controllers using sideband QOSACCEPT signaling, supported in DMC-500 and other 3rd party DMC providers.

  • CPU latency reduction with QoS enhancements, designed and tested with Arm memory controllers such as CoreLink DMC-500.


NIC-450 Library of Interconnect IP

Network Interconnect NIC-400
Advanced Quality of Service QoS-400
 Virtual Networks QVN-400
 Thin Links TLX-400
 AMBA Domain Bridge ADB-400
 AXI-to-AHB Bridge XHB-400
 Low-power distributor LPD-500

Resources

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case
Answered Where do I find presentations and photos from SC'18? 0 votes 614 views 0 replies Started 3 months ago by John Linford Answer this
Not answered DS-5 option "continue_on_error" setting in Eclipse
  • DS-5 Debugger
0 votes 17 views 0 replies Started 16 hours ago by NOR Answer this
Suggested answer 'xilinx.com:ip:axi_bram_ctrl:4.0' does not support the current part 'xc7a35ticsg324-1L'
  • AXI
  • DesignStart
  • Support
  • Block
0 votes 590 views 3 replies Latest 17 hours ago by BBtheEE Answer this
Answered Looking for an eval board with octa core Armv8 CPU
  • AArch64
0 votes 353 views 9 replies Latest 18 hours ago by Dzik Answer this
Not answered Request for advise on better ARM learning path for VLSI engineer 0 votes 23 views 0 replies Started 19 hours ago by chainastole Answer this
Suggested answer setting brakpoint from code 0 votes 79 views 2 replies Latest 21 hours ago by Joseph Yiu Answer this
Not answered gcc-arm-none-eabi-8: GDB segmentation fault 0 votes 22 views 0 replies Started 21 hours ago by Moretti Answer this
Suggested answer Cache Maintenance Transactions
  • AMBA
  • ACE
  • cache
  • Interface
0 votes 224 views 3 replies Latest yesterday by Christopher Tory Answer this
Not answered Mali Offline Compiler Vulkan External glslangValidator.exe 0 votes 29 views 0 replies Started yesterday by garric Answer this
Suggested answer DS-5 ignores dependencies for assembly files.
  • Arm Compiler 6
  • DS-5 Ultimate Edition
  • DS-5 Community Edition
1 votes 57 views 1 replies Latest yesterday by Nick S. Answer this
Not answered Streamline shows unknown code
  • Streamline Performance Analyzer
0 votes 41 views 0 replies Started yesterday by josecm Answer this
Answered aarch64 Exception Level Sw itch from EL1 to EL0 0 votes 143 views 7 replies Latest yesterday by michaelyuanfeng Answer this
Answered Where do I find presentations and photos from SC'18? Started 3 months ago by John Linford 0 replies 614 views
Not answered DS-5 option "continue_on_error" setting in Eclipse Started 16 hours ago by NOR 0 replies 17 views
Suggested answer 'xilinx.com:ip:axi_bram_ctrl:4.0' does not support the current part 'xc7a35ticsg324-1L' Latest 17 hours ago by BBtheEE 3 replies 590 views
Answered Looking for an eval board with octa core Armv8 CPU Latest 18 hours ago by Dzik 9 replies 353 views
Not answered Request for advise on better ARM learning path for VLSI engineer Started 19 hours ago by chainastole 0 replies 23 views
Suggested answer setting brakpoint from code Latest 21 hours ago by Joseph Yiu 2 replies 79 views
Not answered gcc-arm-none-eabi-8: GDB segmentation fault Started 21 hours ago by Moretti 0 replies 22 views
Suggested answer Cache Maintenance Transactions Latest yesterday by Christopher Tory 3 replies 224 views
Not answered Mali Offline Compiler Vulkan External glslangValidator.exe Started yesterday by garric 0 replies 29 views
Suggested answer DS-5 ignores dependencies for assembly files. Latest yesterday by Nick S. 1 replies 57 views
Not answered Streamline shows unknown code Started yesterday by josecm 0 replies 41 views
Answered aarch64 Exception Level Sw itch from EL1 to EL0 Latest yesterday by michaelyuanfeng 7 replies 143 views