CoreLink DMC-500

The Arm CoreLink DMC-500 Dynamic Memory Controller

Premium Mobile Cortex A-72 System Diagram.

Getting Started

The CoreLink DMC-500 Dynamic Memory Controller provides power-efficient access to LPDDR4 and LPDDR3 memory in mobile, consumer, and embedded designs. The DMC-500 supports dual AXI4 system interfaces and a single DFI 4.0 memory interface.

  • Delivering best performance per watt for data transfers from SoC to memory.

  • Best combination of features, power, cost, and performance.

  • Fast, dual-port AXI4 system interface for transferring data to LPDDR4 and LPDDR3 DRAM memories.


Specifications

 Features Details
 AMBA interface  AXI4
 System interface
Memory channels 1
 LPDDR4/3  Yes
Maximum DDR speeds  LPDDR3-2133, LPDDR4-4267
 Memory width  x32 LPDDR3, x16 LPDDR4, Dual-channel for x32 LPDDR4
Chip Selects (per channel)  2
 QoS  QoS based scheduling algorithm, non-blocking paths to DRAM through CCI
 Low power  All DRAM power modes are supported and hierarchical clock gating throughout the DMC

DMC-500 Block Diagram.

CoreLink DMC-500 key features

System Optimized DMC with support for two AXI4 128-bit wide system interfaces

  • One interface for channeling coherent traffic from CoreLink CCI-550 or CoreLink CCI-500 interconnect.
  • One interface for supporting real-time or display, or other non-coherent traffic that demands a guaranteed maximum latency.

Single 128-bit wide DFI 4.0 memory interface

  • Supporting x16 LPDDR4 up to DDR-4267 and x32 LPDDR3 up to DDR-2133 transfer, dual-DMC channel support for x32 LPDDR4.
  • Support for clock gating, dynamic frequency change, and memory low-power modes for optimized power consumption.
  • Integration-verified with industry-standard DFI-compatible DDR PHYs.

Integrated TrustZone Controller

  • Enabling secure media path protection for Ultra-HD content from Mali multimedia to memory.

Quality-of-Service (QoS)

  • QoS improvements over previous generation reducing average and maximum CPU latency.
  • End-to-end QoS optimized with CCI-550 using QoSACCEPT protocol.

CoreLink DMC-500 Characteristics

CoreLink DMC-500 utilizes LPDDR4 which is the most advanced mobile memory technology available today. LPDDR4 lowers power consumption while accessing memory due to a narrower datapath, and improves the speed at which bits are transferred to-and-from memory. System-wide QoS designed and tested with CoreLink CCI-550, CoreLink CCI-500, Cortex-A53 and Cortex-A72 processors, and Mali GPU.

  • TRM
  • CoreLink DMC-500 Technical Reference Manual

    For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    DMC-500 TRM
  • A guide on software optimization.
  • AMBA 4 ACE Specification

    CoreLink DMC-500 is built on the AMBA AXI4 specification, targeting high bandwidth, high clock frequency system designs.

    AMBA specs

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case
Answered Where do I find presentations and photos from SC'18? 0 votes 285 views 0 replies Started 1 months ago by John Linford Answer this
Discussion Please consider my tag for inclusion on the ARM Community 0 votes 15992 views 25 replies Latest 16 days ago by SULMIYATDAD Answer this
Suggested answer DS-5 bare metal wait error after run "debug" 0 votes 104 views 5 replies Latest 6 hours ago by Ronan Synnott Answer this
Discussion 3016B_WiFi模块介绍和驱动移植指导 0 votes 2 views 0 replies Started 6 hours ago by 利尔达徐佳丽 Answer this
Answered Non-secure peripheral with a secure interrupt handler 0 votes 151 views 5 replies Latest 9 hours ago by Joseph Yiu Answer this
Suggested answer HREADY when no activity on bus 0 votes 97 views 2 replies Latest 11 hours ago by Tushar Valu Answer this
Not answered A53 - MMU vs MPU 0 votes 17 views 0 replies Started 12 hours ago by Umang Mehta Answer this
Not answered How to use GNU GSL library for LPCxpresso 4367 (ARM Cortex M4)
  • Cross compiling
  • Cortex-M4
0 votes 21 views 0 replies Started 17 hours ago by Shreyas007 Answer this
Answered Cross-Compile ArmNN on x86_64 for arm64 0 votes 429 views 8 replies Latest 18 hours ago by fatimak Answer this
Answered Mali hw counters not matching Streamline's built-in Mali Bifrost G71 profile
  • Mali GPU (Bifrost Architecture)
  • Mali-G71
  • Streamline Performance Analyzer
1 votes 84 views 4 replies Latest 19 hours ago by Lorenzo Dal Col Answer this
Suggested answer I can't use OpenGL ES 3.1 Emulation in the Chinese path on Windows. 0 votes 83 views 1 replies Latest yesterday by jamesduley Answer this
Discussion 利尔达嵌入式应用EA产品线汇总介绍—All in one 0 votes 35 views 0 replies Started 2 days ago by 利尔达徐佳丽 Answer this
Answered Where do I find presentations and photos from SC'18? Started 1 months ago by John Linford 0 replies 285 views
Discussion Please consider my tag for inclusion on the ARM Community Latest 16 days ago by SULMIYATDAD 25 replies 15992 views
Suggested answer DS-5 bare metal wait error after run "debug" Latest 6 hours ago by Ronan Synnott 5 replies 104 views
Discussion 3016B_WiFi模块介绍和驱动移植指导 Started 6 hours ago by 利尔达徐佳丽 0 replies 2 views
Answered Non-secure peripheral with a secure interrupt handler Latest 9 hours ago by Joseph Yiu 5 replies 151 views
Suggested answer HREADY when no activity on bus Latest 11 hours ago by Tushar Valu 2 replies 97 views
Not answered A53 - MMU vs MPU Started 12 hours ago by Umang Mehta 0 replies 17 views
Not answered How to use GNU GSL library for LPCxpresso 4367 (ARM Cortex M4) Started 17 hours ago by Shreyas007 0 replies 21 views
Answered Cross-Compile ArmNN on x86_64 for arm64 Latest 18 hours ago by fatimak 8 replies 429 views
Answered Mali hw counters not matching Streamline's built-in Mali Bifrost G71 profile Latest 19 hours ago by Lorenzo Dal Col 4 replies 84 views
Suggested answer I can't use OpenGL ES 3.1 Emulation in the Chinese path on Windows. Latest yesterday by jamesduley 1 replies 83 views
Discussion 利尔达嵌入式应用EA产品线汇总介绍—All in one Started 2 days ago by 利尔达徐佳丽 0 replies 35 views