CoreLink DMC-500

The Arm CoreLink DMC-500 Dynamic Memory Controller

Premium Mobile Cortex A-72 System Diagram.

Getting Started

The CoreLink DMC-500 Dynamic Memory Controller provides power-efficient access to LPDDR4 and LPDDR3 memory in mobile, consumer, and embedded designs. The DMC-500 supports dual AXI4 system interfaces and a single DFI 4.0 memory interface.

  • Delivering best performance per watt for data transfers from SoC to memory.

  • Best combination of features, power, cost, and performance.

  • Fast, dual-port AXI4 system interface for transferring data to LPDDR4 and LPDDR3 DRAM memories.


Specifications

 Features Details
 AMBA interface  AXI4
 System interface
Memory channels 1
 LPDDR4/3  Yes
Maximum DDR speeds  LPDDR3-2133, LPDDR4-4267
 Memory width  x32 LPDDR3, x16 LPDDR4, Dual-channel for x32 LPDDR4
Chip Selects (per channel)  2
 QoS  QoS based scheduling algorithm, non-blocking paths to DRAM through CCI
 Low power  All DRAM power modes are supported and hierarchical clock gating throughout the DMC

DMC-500 Block Diagram.

CoreLink DMC-500 key features

System Optimized DMC with support for two AXI4 128-bit wide system interfaces

  • One interface for channeling coherent traffic from CoreLink CCI-550 or CoreLink CCI-500 interconnect.
  • One interface for supporting real-time or display, or other non-coherent traffic that demands a guaranteed maximum latency.

Single 128-bit wide DFI 4.0 memory interface

  • Supporting x16 LPDDR4 up to DDR-4267 and x32 LPDDR3 up to DDR-2133 transfer, dual-DMC channel support for x32 LPDDR4.
  • Support for clock gating, dynamic frequency change, and memory low-power modes for optimized power consumption.
  • Integration-verified with industry-standard DFI-compatible DDR PHYs.

Integrated TrustZone Controller

  • Enabling secure media path protection for Ultra-HD content from Mali multimedia to memory.

Quality-of-Service (QoS)

  • QoS improvements over previous generation reducing average and maximum CPU latency.
  • End-to-end QoS optimized with CCI-550 using QoSACCEPT protocol.

CoreLink DMC-500 Characteristics

CoreLink DMC-500 utilizes LPDDR4 which is the most advanced mobile memory technology available today. LPDDR4 lowers power consumption while accessing memory due to a narrower datapath, and improves the speed at which bits are transferred to-and-from memory. System-wide QoS designed and tested with CoreLink CCI-550, CoreLink CCI-500, Cortex-A53 and Cortex-A72 processors, and Mali GPU.

  • TRM
  • CoreLink DMC-500 Technical Reference Manual

    For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    DMC-500 TRM
  • A guide on software optimization.
  • AMBA 4 ACE Specification

    CoreLink DMC-500 is built on the AMBA AXI4 specification, targeting high bandwidth, high clock frequency system designs.

    AMBA specs

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case
Answered Where do I find presentations and photos from SC'18? 0 votes 614 views 0 replies Started 3 months ago by John Linford Answer this
Not answered DS-5 option "continue_on_error" setting in Eclipse
  • DS-5 Debugger
0 votes 17 views 0 replies Started 16 hours ago by NOR Answer this
Suggested answer 'xilinx.com:ip:axi_bram_ctrl:4.0' does not support the current part 'xc7a35ticsg324-1L'
  • AXI
  • DesignStart
  • Support
  • Block
0 votes 590 views 3 replies Latest 17 hours ago by BBtheEE Answer this
Answered Looking for an eval board with octa core Armv8 CPU
  • AArch64
0 votes 353 views 9 replies Latest 18 hours ago by Dzik Answer this
Not answered Request for advise on better ARM learning path for VLSI engineer 0 votes 23 views 0 replies Started 19 hours ago by chainastole Answer this
Suggested answer setting brakpoint from code 0 votes 79 views 2 replies Latest 21 hours ago by Joseph Yiu Answer this
Not answered gcc-arm-none-eabi-8: GDB segmentation fault 0 votes 22 views 0 replies Started 21 hours ago by Moretti Answer this
Suggested answer Cache Maintenance Transactions
  • AMBA
  • ACE
  • cache
  • Interface
0 votes 224 views 3 replies Latest yesterday by Christopher Tory Answer this
Not answered Mali Offline Compiler Vulkan External glslangValidator.exe 0 votes 29 views 0 replies Started yesterday by garric Answer this
Suggested answer DS-5 ignores dependencies for assembly files.
  • Arm Compiler 6
  • DS-5 Ultimate Edition
  • DS-5 Community Edition
1 votes 57 views 1 replies Latest yesterday by Nick S. Answer this
Not answered Streamline shows unknown code
  • Streamline Performance Analyzer
0 votes 41 views 0 replies Started yesterday by josecm Answer this
Answered aarch64 Exception Level Sw itch from EL1 to EL0 0 votes 143 views 7 replies Latest yesterday by michaelyuanfeng Answer this
Answered Where do I find presentations and photos from SC'18? Started 3 months ago by John Linford 0 replies 614 views
Not answered DS-5 option "continue_on_error" setting in Eclipse Started 16 hours ago by NOR 0 replies 17 views
Suggested answer 'xilinx.com:ip:axi_bram_ctrl:4.0' does not support the current part 'xc7a35ticsg324-1L' Latest 17 hours ago by BBtheEE 3 replies 590 views
Answered Looking for an eval board with octa core Armv8 CPU Latest 18 hours ago by Dzik 9 replies 353 views
Not answered Request for advise on better ARM learning path for VLSI engineer Started 19 hours ago by chainastole 0 replies 23 views
Suggested answer setting brakpoint from code Latest 21 hours ago by Joseph Yiu 2 replies 79 views
Not answered gcc-arm-none-eabi-8: GDB segmentation fault Started 21 hours ago by Moretti 0 replies 22 views
Suggested answer Cache Maintenance Transactions Latest yesterday by Christopher Tory 3 replies 224 views
Not answered Mali Offline Compiler Vulkan External glslangValidator.exe Started yesterday by garric 0 replies 29 views
Suggested answer DS-5 ignores dependencies for assembly files. Latest yesterday by Nick S. 1 replies 57 views
Not answered Streamline shows unknown code Started yesterday by josecm 0 replies 41 views
Answered aarch64 Exception Level Sw itch from EL1 to EL0 Latest yesterday by michaelyuanfeng 7 replies 143 views