CoreLink DMC-500

The Arm CoreLink DMC-500 Dynamic Memory Controller

Premium Mobile Cortex A-72 System Diagram.

Getting Started

The CoreLink DMC-500 Dynamic Memory Controller provides power-efficient access to LPDDR4 and LPDDR3 memory in mobile, consumer, and embedded designs. The DMC-500 supports dual AXI4 system interfaces and a single DFI 4.0 memory interface.

  • Delivering best performance per watt for data transfers from SoC to memory.

  • Best combination of features, power, cost, and performance.

  • Fast, dual-port AXI4 system interface for transferring data to LPDDR4 and LPDDR3 DRAM memories.


Specifications

 Features Details
 AMBA interface  AXI4
 System interface
Memory channels 1
 LPDDR4/3  Yes
Maximum DDR speeds  LPDDR3-2133, LPDDR4-4267
 Memory width  x32 LPDDR3, x16 LPDDR4, Dual-channel for x32 LPDDR4
Chip Selects (per channel)  2
 QoS  QoS based scheduling algorithm, non-blocking paths to DRAM through CCI
 Low power  All DRAM power modes are supported and hierarchical clock gating throughout the DMC

DMC-500 Block Diagram.

CoreLink DMC-500 key features

System Optimized DMC with support for two AXI4 128-bit wide system interfaces

  • One interface for channeling coherent traffic from CoreLink CCI-550 or CoreLink CCI-500 interconnect.
  • One interface for supporting real-time or display, or other non-coherent traffic that demands a guaranteed maximum latency.

Single 128-bit wide DFI 4.0 memory interface

  • Supporting x16 LPDDR4 up to DDR-4267 and x32 LPDDR3 up to DDR-2133 transfer, dual-DMC channel support for x32 LPDDR4.
  • Support for clock gating, dynamic frequency change, and memory low-power modes for optimized power consumption.
  • Integration-verified with industry-standard DFI-compatible DDR PHYs.

Integrated TrustZone Controller

  • Enabling secure media path protection for Ultra-HD content from Mali multimedia to memory.

Quality-of-Service (QoS)

  • QoS improvements over previous generation reducing average and maximum CPU latency.
  • End-to-end QoS optimized with CCI-550 using QoSACCEPT protocol.

CoreLink DMC-500 Characteristics

CoreLink DMC-500 utilizes LPDDR4 which is the most advanced mobile memory technology available today. LPDDR4 lowers power consumption while accessing memory due to a narrower datapath, and improves the speed at which bits are transferred to-and-from memory. System-wide QoS designed and tested with CoreLink CCI-550, CoreLink CCI-500, Cortex-A53 and Cortex-A72 processors, and Mali GPU.

  • TRM
  • CoreLink DMC-500 Technical Reference Manual

    For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    DMC-500 TRM
  • A guide on software optimization.
  • AMBA 4 ACE Specification

    CoreLink DMC-500 is built on the AMBA AXI4 specification, targeting high bandwidth, high clock frequency system designs.

    AMBA specs

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case
Answered Where do I find presentations and photos from SC'18? 0 votes 250 views 0 replies Started 1 months ago by John Linford Answer this
Discussion Please consider my tag for inclusion on the ARM Community 0 votes 15883 views 25 replies Latest 11 days ago by SULMIYATDAD Answer this
Suggested answer Cross-Compile ArmNN on x86_64 for arm64 0 votes 287 views 7 replies Latest 7 hours ago by Jason Andrews Answer this
Suggested answer x 0 votes 118 views 2 replies Latest 17 hours ago by Peter Harris Answer this
Discussion 利尔达AM3354核心板 Linux3.2.0 内核增加TSC2007驱动方法 0 votes 18 views 0 replies Started 17 hours ago by 利尔达徐佳丽 Answer this
Discussion i.MX6平台CSI接口的电压选择 0 votes 20 views 0 replies Started 17 hours ago by 利尔达徐佳丽 Answer this
Discussion NB-IoT:模组注册成功但长期挂测时电池没电
  • Narrowband IoT (NB-IoT)
0 votes 16 views 0 replies Started 17 hours ago by 利尔达徐佳丽 Answer this
Discussion NB-IoT模组复位问题
  • Narrowband IoT (NB-IoT)
0 votes 14 views 0 replies Started 17 hours ago by 利尔达徐佳丽 Answer this
Discussion NB-IoT:NB-IoT的进一步省电操作——RA功能
  • Narrowband IoT (NB-IoT)
0 votes 15 views 0 replies Started 17 hours ago by 利尔达徐佳丽 Answer this
Discussion NB-IoT:NB模组对接OneNET平台—注册自动回复
  • Narrowband IoT (NB-IoT)
0 votes 18 views 0 replies Started 17 hours ago by 利尔达徐佳丽 Answer this
Discussion NB-IoT:天线匹配灵敏度低,如何分析?
  • Narrowband IoT (NB-IoT)
0 votes 18 views 0 replies Started 17 hours ago by 利尔达徐佳丽 Answer this
Discussion NB-IoT:openCPU方案实现数据上传OneNET平台
  • Narrowband IoT (NB-IoT)
0 votes 14 views 0 replies Started 17 hours ago by 利尔达徐佳丽 Answer this
Answered Where do I find presentations and photos from SC'18? Started 1 months ago by John Linford 0 replies 250 views
Discussion Please consider my tag for inclusion on the ARM Community Latest 11 days ago by SULMIYATDAD 25 replies 15883 views
Suggested answer Cross-Compile ArmNN on x86_64 for arm64 Latest 7 hours ago by Jason Andrews 7 replies 287 views
Suggested answer x Latest 17 hours ago by Peter Harris 2 replies 118 views
Discussion 利尔达AM3354核心板 Linux3.2.0 内核增加TSC2007驱动方法 Started 17 hours ago by 利尔达徐佳丽 0 replies 18 views
Discussion i.MX6平台CSI接口的电压选择 Started 17 hours ago by 利尔达徐佳丽 0 replies 20 views
Discussion NB-IoT:模组注册成功但长期挂测时电池没电 Started 17 hours ago by 利尔达徐佳丽 0 replies 16 views
Discussion NB-IoT模组复位问题 Started 17 hours ago by 利尔达徐佳丽 0 replies 14 views
Discussion NB-IoT:NB-IoT的进一步省电操作——RA功能 Started 17 hours ago by 利尔达徐佳丽 0 replies 15 views
Discussion NB-IoT:NB模组对接OneNET平台—注册自动回复 Started 17 hours ago by 利尔达徐佳丽 0 replies 18 views
Discussion NB-IoT:天线匹配灵敏度低,如何分析? Started 17 hours ago by 利尔达徐佳丽 0 replies 18 views
Discussion NB-IoT:openCPU方案实现数据上传OneNET平台 Started 17 hours ago by 利尔达徐佳丽 0 replies 14 views