CoreLink DMC-520

The Arm CoreLink DMC-520 Dynamic Memory Controller

Diagram on enterprise for CCN502 to 512.

Getting Started

The CoreLink DMC-520 Dynamic Memory Controller provides highest bandwidth with low latency access to DDR4 and DDR3 memory in server, networking, and high-performance computing applications. The DMC-520 provides for full DIMM support along with RAS (Reliability, Availability, and Serviceability) and advanced error correction features that are necessary for these infrastructure applications.

  • Delivers best performance with ECC and RAS for data transfers from SoC to high-density memory.

  • Best combination of features, power, cost, and performance.

  • Fast, single-port CHI.A interface for transferring data to DDR4 and DDR3 DRAM memories.


Specifications

Features Details
AMBA interface CHI
System interface
System data width 128 bit
Configuration APB interface
Memory interfaces Single DFI 3.1 memory interface with configurable 1:1, 1:2, or 1:4 DFI frequency ratio
Memory types DDR3, DDR3(L),and DDR4
Memory width x40/x72 bit DRAM (includes 8 bits of ECC)
ECC SECDED or enhanced symbol-based ECC
QoS QoS based scheduling algorithm, non-blocking paths to DRAM through CCN
Low power All DRAM power modes are supported and hierarchical clock gating throughout the DMC

DMC-520 Block Diagram.

CoreLink DMC-520 key features

System Optimized DMC with support for single 128-bit wide AMBA 5 CHI system interface

  • Integrated TrustZone address space control functionality in system interface to provide secure memory access.

Support for advanced ECC, RAS,and DIMM capabilities

  • Includes both standard SECDED ECC and advanced symbol-based ECC for correcting failure of X4 chip.
  • DDR3, DDR3L, and DDR4 memories (up to DDR4-3200 speeds) with UDIMM, RDIMM, LRDIMM, and 3DS support.

Quality-of-Service (QoS)

  • QoS improvements over previous generation reducing average and maximum CPU latency.
  • End-to-end QoS optimized with CCN interconnect and Arm v8.x CPUs.

Industry-standard DFI 3.1 Interface

  • Proven interoperability with third-party DFI 3.1 compatible DDR PHYs.

CoreLink DMC-520 Characteristics

CoreLink DMC-520 supports DDR4 which is the most advanced infrastructure-class memory technology available today. DDR4 provides the highest bandwidth (up to 25GB/s per channel for DDR4-3200 Mbps) which supporting reliability and low power features necessary for high-end systems deployment. System-wide QoS for DMC-520 designed and tested with CoreLink CCN Family, Cortex A53, and Cortex A72 processors.

  • TRM
  • CoreLink DMC-520 Technical Reference Manual

    For system designers, system integrators and programmers who are designing a SoC, the Technical Reference Manual is the go-to resource.

    DMC-520 TRM
  • A guide on software optimization.
  • AMBA 5 CHI Specification

    CoreLink DMC-520 is built on AMBA CHI specification, which is Arm's advanced coherent interconnect for high data transfer bandwidths at GHz and above frequencies.

    AMBA specs

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case
Answered Where do I find presentations and photos from SC'18? 0 votes 407 views 0 replies Started 2 months ago by John Linford Answer this
Discussion Please consider my tag for inclusion on the ARM Community 1 votes 16454 views 25 replies Latest 1 months ago by SULMIYATDAD Answer this
Not answered ARM Toolchain & Objective-C 0 votes 12 views 0 replies Started 9 hours ago by Frotz Answer this
Not answered M0 Synthesis Power Report
  • Cortex-M0
  • DesignStart
0 votes 21 views 0 replies Started 11 hours ago by Nacho Renteria Answer this
Suggested answer M0+ Stack Pointer (PSP/MSP) Clarification
  • Cortex-M0
  • R13 (SP Stack Pointer)
  • cortex-m0+
0 votes 300 views 9 replies Latest 17 hours ago by Sean Dunlevy Answer this
Suggested answer Streamline does not work with the latest gator - any suggestions?
  • Streamline Performance Analyzer
0 votes 75 views 3 replies Latest 17 hours ago by Andrej-D Answer this
Not answered Can I use AXI speck for Udemy classes 0 votes 11 views 0 replies Started 19 hours ago by hayk Answer this
Suggested answer Inquire about the Indian Navigation. 0 votes 65 views 1 replies Latest 20 hours ago by HinaEni Answer this
Answered Re: Arm cortex-A5 0 votes 528 views 22 replies Latest 20 hours ago by ZbinAhmed Answer this
Suggested answer IPMI Energy Agent 0 votes 198 views 5 replies Latest 21 hours ago by Patrick Wohlschlegel Answer this
Not answered ION buffer 0 votes 19 views 0 replies Started 22 hours ago by SSW Answer this
Suggested answer DS-5可以使用自定义的工具链吗,如果可以怎么配置呢 0 votes 148 views 2 replies Latest yesterday by zjd1988 Answer this
Answered Where do I find presentations and photos from SC'18? Started 2 months ago by John Linford 0 replies 407 views
Discussion Please consider my tag for inclusion on the ARM Community Latest 1 months ago by SULMIYATDAD 25 replies 16454 views
Not answered ARM Toolchain & Objective-C Started 9 hours ago by Frotz 0 replies 12 views
Not answered M0 Synthesis Power Report Started 11 hours ago by Nacho Renteria 0 replies 21 views
Suggested answer M0+ Stack Pointer (PSP/MSP) Clarification Latest 17 hours ago by Sean Dunlevy 9 replies 300 views
Suggested answer Streamline does not work with the latest gator - any suggestions? Latest 17 hours ago by Andrej-D 3 replies 75 views
Not answered Can I use AXI speck for Udemy classes Started 19 hours ago by hayk 0 replies 11 views
Suggested answer Inquire about the Indian Navigation. Latest 20 hours ago by HinaEni 1 replies 65 views
Answered Re: Arm cortex-A5 Latest 20 hours ago by ZbinAhmed 22 replies 528 views
Suggested answer IPMI Energy Agent Latest 21 hours ago by Patrick Wohlschlegel 5 replies 198 views
Not answered ION buffer Started 22 hours ago by SSW 0 replies 19 views
Suggested answer DS-5可以使用自定义的工具链吗,如果可以怎么配置呢 Latest yesterday by zjd1988 2 replies 148 views