Arm TrustZone Security System IP

TrustZone Random Number Generator Chip.

TrustZone Random Number Generator

The use of unpredictable random numbers underpins most modern security schemes. A Random Number Generator (RNG) is a mandatory component in any system that generates cryptographic assets.

A standard RNG includes 2 components:

  • True Random Number Generator (TRNG) – a hardware component that generates unpredictable numbers based on a physical process.
  • Deterministic Random Bit Generator (DRBG) – an algorithm capable of producing vast amounts of number sequences after being “seeded” by the TRNG.

The Arm TrustZone RNG offers these 2 components:

  • A TRNG which conforms to the following standards and drafts:
    • NIST SP800-90B
    • NIST SP800-22
    • FIPS 140-2
    • BSI AIS-31
  • Optionally, a software-implemented DRBG which follows NIST SP800-90A (making the entire RNG flow SP800-90C compliant).

TrustZone Full Disk Encryption Chip.

TrustZone Full Disk Encryption

The Arm TrustZone Full Disk Encryption (FDE) product family includes several single or multi-core, high performance Advanced Encryption Standard (AES) engines, designed to support the need to encrypt all user data saved on the latest generation of solid-state storage devices (UFS, eMMC).

The products in the Arm TrustZone FDE family offer optimized implementations of AES modes of operations “designed for storage”, for example, XTS, CBC-ESSIV and CBC-BitLocker.


TrustZone Address Space Controllers Chip.

TrustZone Address Space Controllers

TrustZone Address Space Controllers extend on-chip security by partitioning external memory in to secure and non-secure regions. The Arm CoreLink TZC-400 TrustZone Address Space Controller protects multiple regions of external memory against software attack, with a fast path to hide look up latency and Arm AMBA 4 ACE-Lite and AXI4 support. For on-chip memory, internal SRAM, TrustZone controllers, perform signature checks and ensure secure boot.

Learn more about TZC-400 TrustZone Address Space Controller here

Want to know more about Security on Arm?

Learn more

Resources

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case
Answered Where do I find presentations and photos from SC'18? 0 votes 614 views 0 replies Started 3 months ago by John Linford Answer this
Not answered DS-5 option "continue_on_error" setting in Eclipse
  • DS-5 Debugger
0 votes 17 views 0 replies Started 16 hours ago by NOR Answer this
Suggested answer 'xilinx.com:ip:axi_bram_ctrl:4.0' does not support the current part 'xc7a35ticsg324-1L'
  • AXI
  • DesignStart
  • Support
  • Block
0 votes 590 views 3 replies Latest 17 hours ago by BBtheEE Answer this
Answered Looking for an eval board with octa core Armv8 CPU
  • AArch64
0 votes 353 views 9 replies Latest 18 hours ago by Dzik Answer this
Not answered Request for advise on better ARM learning path for VLSI engineer 0 votes 23 views 0 replies Started 19 hours ago by chainastole Answer this
Suggested answer setting brakpoint from code 0 votes 79 views 2 replies Latest 21 hours ago by Joseph Yiu Answer this
Not answered gcc-arm-none-eabi-8: GDB segmentation fault 0 votes 22 views 0 replies Started 21 hours ago by Moretti Answer this
Suggested answer Cache Maintenance Transactions
  • AMBA
  • ACE
  • cache
  • Interface
0 votes 224 views 3 replies Latest yesterday by Christopher Tory Answer this
Not answered Mali Offline Compiler Vulkan External glslangValidator.exe 0 votes 29 views 0 replies Started yesterday by garric Answer this
Suggested answer DS-5 ignores dependencies for assembly files.
  • Arm Compiler 6
  • DS-5 Ultimate Edition
  • DS-5 Community Edition
1 votes 57 views 1 replies Latest yesterday by Nick S. Answer this
Not answered Streamline shows unknown code
  • Streamline Performance Analyzer
0 votes 41 views 0 replies Started yesterday by josecm Answer this
Answered aarch64 Exception Level Sw itch from EL1 to EL0 0 votes 143 views 7 replies Latest yesterday by michaelyuanfeng Answer this
Answered Where do I find presentations and photos from SC'18? Started 3 months ago by John Linford 0 replies 614 views
Not answered DS-5 option "continue_on_error" setting in Eclipse Started 16 hours ago by NOR 0 replies 17 views
Suggested answer 'xilinx.com:ip:axi_bram_ctrl:4.0' does not support the current part 'xc7a35ticsg324-1L' Latest 17 hours ago by BBtheEE 3 replies 590 views
Answered Looking for an eval board with octa core Armv8 CPU Latest 18 hours ago by Dzik 9 replies 353 views
Not answered Request for advise on better ARM learning path for VLSI engineer Started 19 hours ago by chainastole 0 replies 23 views
Suggested answer setting brakpoint from code Latest 21 hours ago by Joseph Yiu 2 replies 79 views
Not answered gcc-arm-none-eabi-8: GDB segmentation fault Started 21 hours ago by Moretti 0 replies 22 views
Suggested answer Cache Maintenance Transactions Latest yesterday by Christopher Tory 3 replies 224 views
Not answered Mali Offline Compiler Vulkan External glslangValidator.exe Started yesterday by garric 0 replies 29 views
Suggested answer DS-5 ignores dependencies for assembly files. Latest yesterday by Nick S. 1 replies 57 views
Not answered Streamline shows unknown code Started yesterday by josecm 0 replies 41 views
Answered aarch64 Exception Level Sw itch from EL1 to EL0 Latest yesterday by michaelyuanfeng 7 replies 143 views