Overview

The Arm CoreLink System Controllers

Arm CoreLink System Controllers orchestrate critical AMBA system tasks such as hardware virtualization support, interrupt management, L3 cache operation, DMA, TrustZone security and peripheral operation. Designed for optimal compatibility with Arm processors and Multimedia IP, they are the natural complements to the System IP Interconnect and Memory Controller product lines. 

Generic Interrupt Controller (GIC)

 

  • Supports interrupt detection, prioritization, re-distribution and virtualization
  • Handles Private Peripheral Interrupts (PPI), Shared Peripheral Interrupts (SPI), Software Generated Interrupts (SGI) and Locality Peripheral Interrupts (LPI)
  • GIC-500 also supports message-based interrupts such as PCI Express MSI/MSI-X interrupts, and Interrupt Translation Services for ID translation and core migration

Learn more

System Memory Management Unit

 

  • Provides same view of memory to IO peripheral devices as CPU using stage1 and/or stage2 virtual to physical address translation
  • Enforces memory protection and access schematic while extending memory virtualization services that match those provided by the main application processor to ensure consistent security across the SoC
  • The CoreLink MMU-600 has a stage 2 protection mechanism which enables TrustZone Media Protection v2 (TZMP2) with master side filtering

Learn more


Other System Controllers

 

  •  Controllers perform critical system tasks such as TrustZone Security, DMA, Level 2 Cache and IO Peripherals' operation

Learn more

Use Cases

System Controllers are used for many functions within an SoC, including:

Virtualization

Virtualization is the ability of a system to support multiple virtual machines each running its own guest operating system with its own private access to memory and IO peripherals without any interference whatsoever from the others. Arm's SMMU enables hardware virtualization by performing stage1 and/or stage2 address translation for IO devices, thereby providing them with the same view of memory as the CPU/GPU. 


Memory Mapping

Another interesting use case of SMMU is to perform memory mapping to enable a programmable view of memory for IO peripherals. As an example, SMMU supports scatter-gather operations whereby an IO peripheral can access disjoint locations of physical memory as a single contiguous block of virtual memory due to the SMMU translation. This results in improved utilization of memory while ensuring that the IO peripheral performance is not affected. 


Cache Control

CPU to off-chip memory communication has become the performance bottleneck in many SoCs. Level 2 Cache Controllers improve CPU performance by keeping memory access on-chip with a typical latency 10-25% of accessing the data off-chip. At the same time, the reduced CPU demands on the off-chip memory bandwidth free up that resource for other masters. Level 2 Cache Controllers also contribute significantly to power efficiency as on-chip accesses are typically an order of magnitude lower in power versus going off-chip. Typically these are embedded inside the CPU or delivered as standalone components optimized to match the processor requirements and integrate easily into the AMBA interconnect.


Interrupt Management & Translation

Arm GICs perform the key function of interrupt management and translation. Management functions include detection, masking, prioritization and routing of interrupts to the appropriate cores. Interrupt Translation Service (ITS) modules in the GIC perform the task of device isolation and ID translation for incoming message-based interrupts, thereby enabling virtual machines to program peripherals directly.


Security

Arm's TrustZone security platform enables hardware-based secure access to regions of both off-chip memory and on-chip SRAM. The memory space is divided into a configurable number of regions each with its own access permissions. This setup ensures that malicious software cannot compromise system operation by latching onto data or code it shouldn't have access to. 


Direct Access to Memory

Arm's CoreLink DMA controllers perform critical functions of moving streams of data between a peripheral and memory without overloading the CPU. Software programs typically write the data transfer instructions to memory and trigger the DMA engine which then takes over and performs the data move without incurring any additional overhead on the CPU.

 

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case
Answered Where do I find presentations and photos from SC'18? 0 votes 285 views 0 replies Started 1 months ago by John Linford Answer this
Discussion Please consider my tag for inclusion on the ARM Community 0 votes 15992 views 25 replies Latest 16 days ago by SULMIYATDAD Answer this
Answered Non-secure peripheral with a secure interrupt handler 0 votes 138 views 5 replies Latest 6 hours ago by Joseph Yiu Answer this
Suggested answer HREADY when no activity on bus 0 votes 92 views 2 replies Latest 9 hours ago by Tushar Valu Answer this
Not answered A53 - MMU vs MPU 0 votes 17 views 0 replies Started 10 hours ago by Umang Mehta Answer this
Not answered How to use GNU GSL library for LPCxpresso 4367 (ARM Cortex M4)
  • Cross compiling
  • Cortex-M4
0 votes 20 views 0 replies Started 15 hours ago by Shreyas007 Answer this
Suggested answer DS-5 bare metal wait error after run "debug" 0 votes 99 views 4 replies Latest 15 hours ago by CKO Answer this
Answered Cross-Compile ArmNN on x86_64 for arm64 0 votes 428 views 8 replies Latest 16 hours ago by fatimak Answer this
Answered Mali hw counters not matching Streamline's built-in Mali Bifrost G71 profile
  • Mali GPU (Bifrost Architecture)
  • Mali-G71
  • Streamline Performance Analyzer
1 votes 82 views 4 replies Latest 16 hours ago by Lorenzo Dal Col Answer this
Suggested answer I can't use OpenGL ES 3.1 Emulation in the Chinese path on Windows. 0 votes 83 views 1 replies Latest yesterday by jamesduley Answer this
Discussion 利尔达嵌入式应用EA产品线汇总介绍—All in one 0 votes 35 views 0 replies Started 2 days ago by 利尔达徐佳丽 Answer this
Discussion i.MX6平台复位按键无法复位PMU问题 0 votes 33 views 0 replies Started 2 days ago by 利尔达徐佳丽 Answer this
Answered Where do I find presentations and photos from SC'18? Started 1 months ago by John Linford 0 replies 285 views
Discussion Please consider my tag for inclusion on the ARM Community Latest 16 days ago by SULMIYATDAD 25 replies 15992 views
Answered Non-secure peripheral with a secure interrupt handler Latest 6 hours ago by Joseph Yiu 5 replies 138 views
Suggested answer HREADY when no activity on bus Latest 9 hours ago by Tushar Valu 2 replies 92 views
Not answered A53 - MMU vs MPU Started 10 hours ago by Umang Mehta 0 replies 17 views
Not answered How to use GNU GSL library for LPCxpresso 4367 (ARM Cortex M4) Started 15 hours ago by Shreyas007 0 replies 20 views
Suggested answer DS-5 bare metal wait error after run "debug" Latest 15 hours ago by CKO 4 replies 99 views
Answered Cross-Compile ArmNN on x86_64 for arm64 Latest 16 hours ago by fatimak 8 replies 428 views
Answered Mali hw counters not matching Streamline's built-in Mali Bifrost G71 profile Latest 16 hours ago by Lorenzo Dal Col 4 replies 82 views
Suggested answer I can't use OpenGL ES 3.1 Emulation in the Chinese path on Windows. Latest yesterday by jamesduley 1 replies 83 views
Discussion 利尔达嵌入式应用EA产品线汇总介绍—All in one Started 2 days ago by 利尔达徐佳丽 0 replies 35 views
Discussion i.MX6平台复位按键无法复位PMU问题 Started 2 days ago by 利尔达徐佳丽 0 replies 33 views