CoreLink PCK-600

Arm CoreLink PCK-600 Power Control Kit

CoreLink PCK-600 Chip.

Getting Started

The Arm CoreLink PCK-600 Power Control Kit provides a suite of system IP that is pre-verified to ease system power and clock management infrastructure integration.

Key benefits include:

  • Implements Arm recommended Power Control System Architecture (PCSA).

  • Power management orchestration through standard software interface.

  • Configurable IP scalable for all types of applications.



Specifications

The CoreLink PCK-600 is a collection of standardized and pre-verified Arm IP which is implemented to the Arm Low Power System Architecture specification. CoreLink PCK-600 is developed based on the P and Q-channel Low Power Interface (LPI) standard. Low Power Interface has seen wide adoption amongst Arm partners, who have also implemented LPI for their own IP which works with Arm IP.

Component

Highlights

Power Policy Unit (PPU)

  • Highly configurable power domain controller.
  • Supports directed and autonomous control.
  • Software, component and power switch control interfaces.

Clock Controller

  • Controller for High-level Clock Gating (HCG).
  • Manages HCG for a single clock domain.
  • HCG supported by many Arm IP products.

Q-Channel distributor

  • 1:N fan-out from a controller to components.
  • Can be configured for expansion and sequencing.

P-Channel distributor

  • 1:N fan-out from controller to components.
  • Can be configured for expansion and sequencing.
  • Configurable remapping of power modes.

Q-Channel combiner

  • N:1 fan-in from controllers to a component.
  • For control of power/voltage domain bridges.
  • Bridge must ‘close’ before any side is powered-off.
  • Bridge cannot ‘open’ until both sides are powered-on.

P-to-Q convertor

  • 1:1 protocol conversion.
  • For integrating Q-Channel components into power domains with P-Channel PPU.

CoreLink PCK-600 key features

 Eases implementation of multiple power and clock domains:

  • Low power infrastructure design within the project schedule.

  • Accelerate time-to-market with pre-verified IP.

Component configurability supports the Arm IP power and clock control feature roadmap:

  • Supports latest Arm CPU power and operation modes.

  • Designed with Arm DynamIQ technology in mind.

Aligned to PCSA guidelines:

  • Enables third-party and legacy IP.

  • Standard software interface and control.

Get Support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case
Answered Where do I find presentations and photos from SC'18? 0 votes 614 views 0 replies Started 3 months ago by John Linford Answer this
Not answered DS-5 option "continue_on_error" setting in Eclipse
  • DS-5 Debugger
0 votes 17 views 0 replies Started 16 hours ago by NOR Answer this
Suggested answer 'xilinx.com:ip:axi_bram_ctrl:4.0' does not support the current part 'xc7a35ticsg324-1L'
  • AXI
  • DesignStart
  • Support
  • Block
0 votes 590 views 3 replies Latest 17 hours ago by BBtheEE Answer this
Answered Looking for an eval board with octa core Armv8 CPU
  • AArch64
0 votes 353 views 9 replies Latest 18 hours ago by Dzik Answer this
Not answered Request for advise on better ARM learning path for VLSI engineer 0 votes 23 views 0 replies Started 19 hours ago by chainastole Answer this
Suggested answer setting brakpoint from code 0 votes 79 views 2 replies Latest 21 hours ago by Joseph Yiu Answer this
Not answered gcc-arm-none-eabi-8: GDB segmentation fault 0 votes 22 views 0 replies Started 21 hours ago by Moretti Answer this
Suggested answer Cache Maintenance Transactions
  • AMBA
  • ACE
  • cache
  • Interface
0 votes 224 views 3 replies Latest yesterday by Christopher Tory Answer this
Not answered Mali Offline Compiler Vulkan External glslangValidator.exe 0 votes 29 views 0 replies Started yesterday by garric Answer this
Suggested answer DS-5 ignores dependencies for assembly files.
  • Arm Compiler 6
  • DS-5 Ultimate Edition
  • DS-5 Community Edition
1 votes 57 views 1 replies Latest yesterday by Nick S. Answer this
Not answered Streamline shows unknown code
  • Streamline Performance Analyzer
0 votes 41 views 0 replies Started yesterday by josecm Answer this
Answered aarch64 Exception Level Sw itch from EL1 to EL0 0 votes 143 views 7 replies Latest yesterday by michaelyuanfeng Answer this
Answered Where do I find presentations and photos from SC'18? Started 3 months ago by John Linford 0 replies 614 views
Not answered DS-5 option "continue_on_error" setting in Eclipse Started 16 hours ago by NOR 0 replies 17 views
Suggested answer 'xilinx.com:ip:axi_bram_ctrl:4.0' does not support the current part 'xc7a35ticsg324-1L' Latest 17 hours ago by BBtheEE 3 replies 590 views
Answered Looking for an eval board with octa core Armv8 CPU Latest 18 hours ago by Dzik 9 replies 353 views
Not answered Request for advise on better ARM learning path for VLSI engineer Started 19 hours ago by chainastole 0 replies 23 views
Suggested answer setting brakpoint from code Latest 21 hours ago by Joseph Yiu 2 replies 79 views
Not answered gcc-arm-none-eabi-8: GDB segmentation fault Started 21 hours ago by Moretti 0 replies 22 views
Suggested answer Cache Maintenance Transactions Latest yesterday by Christopher Tory 3 replies 224 views
Not answered Mali Offline Compiler Vulkan External glslangValidator.exe Started yesterday by garric 0 replies 29 views
Suggested answer DS-5 ignores dependencies for assembly files. Latest yesterday by Nick S. 1 replies 57 views
Not answered Streamline shows unknown code Started yesterday by josecm 0 replies 41 views
Answered aarch64 Exception Level Sw itch from EL1 to EL0 Latest yesterday by michaelyuanfeng 7 replies 143 views