CoreLink PCK-600

Arm CoreLink PCK-600 Power Control Kit

CoreLink PCK-600 Chip.

Getting Started

The Arm CoreLink PCK-600 Power Control Kit provides a suite of system IP that is pre-verified to ease system power and clock management infrastructure integration.

Key benefits include:

  • Implements Arm recommended Power Control System Architecture (PCSA).

  • Power management orchestration through standard software interface.

  • Configurable IP scalable for all types of applications.



Specifications

The CoreLink PCK-600 is a collection of standardized and pre-verified Arm IP which is implemented to the Arm Low Power System Architecture specification. CoreLink PCK-600 is developed based on the P and Q-channel Low Power Interface (LPI) standard. Low Power Interface has seen wide adoption amongst Arm partners, who have also implemented LPI for their own IP which works with Arm IP.

Component

Highlights

Power Policy Unit (PPU)

  • Highly configurable power domain controller.
  • Supports directed and autonomous control.
  • Software, component and power switch control interfaces.

Clock Controller

  • Controller for High-level Clock Gating (HCG).
  • Manages HCG for a single clock domain.
  • HCG supported by many Arm IP products.

Q-Channel distributor

  • 1:N fan-out from a controller to components.
  • Can be configured for expansion and sequencing.

P-Channel distributor

  • 1:N fan-out from controller to components.
  • Can be configured for expansion and sequencing.
  • Configurable remapping of power modes.

Q-Channel combiner

  • N:1 fan-in from controllers to a component.
  • For control of power/voltage domain bridges.
  • Bridge must ‘close’ before any side is powered-off.
  • Bridge cannot ‘open’ until both sides are powered-on.

P-to-Q convertor

  • 1:1 protocol conversion.
  • For integrating Q-Channel components into power domains with P-Channel PPU.

CoreLink PCK-600 key features

 Eases implementation of multiple power and clock domains:

  • Low power infrastructure design within the project schedule.

  • Accelerate time-to-market with pre-verified IP.

Component configurability supports the Arm IP power and clock control feature roadmap:

  • Supports latest Arm CPU power and operation modes.

  • Designed with Arm DynamIQ technology in mind.

Aligned to PCSA guidelines:

  • Enables third-party and legacy IP.

  • Standard software interface and control.

Get Support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case
Answered Where do I find presentations and photos from SC'18? 0 votes 285 views 0 replies Started 1 months ago by John Linford Answer this
Discussion Please consider my tag for inclusion on the ARM Community 0 votes 15992 views 25 replies Latest 16 days ago by SULMIYATDAD Answer this
Answered Non-secure peripheral with a secure interrupt handler 0 votes 138 views 5 replies Latest 6 hours ago by Joseph Yiu Answer this
Suggested answer HREADY when no activity on bus 0 votes 92 views 2 replies Latest 9 hours ago by Tushar Valu Answer this
Not answered A53 - MMU vs MPU 0 votes 17 views 0 replies Started 10 hours ago by Umang Mehta Answer this
Not answered How to use GNU GSL library for LPCxpresso 4367 (ARM Cortex M4)
  • Cross compiling
  • Cortex-M4
0 votes 20 views 0 replies Started 15 hours ago by Shreyas007 Answer this
Suggested answer DS-5 bare metal wait error after run "debug" 0 votes 99 views 4 replies Latest 15 hours ago by CKO Answer this
Answered Cross-Compile ArmNN on x86_64 for arm64 0 votes 428 views 8 replies Latest 16 hours ago by fatimak Answer this
Answered Mali hw counters not matching Streamline's built-in Mali Bifrost G71 profile
  • Mali GPU (Bifrost Architecture)
  • Mali-G71
  • Streamline Performance Analyzer
1 votes 82 views 4 replies Latest 16 hours ago by Lorenzo Dal Col Answer this
Suggested answer I can't use OpenGL ES 3.1 Emulation in the Chinese path on Windows. 0 votes 83 views 1 replies Latest yesterday by jamesduley Answer this
Discussion 利尔达嵌入式应用EA产品线汇总介绍—All in one 0 votes 35 views 0 replies Started 2 days ago by 利尔达徐佳丽 Answer this
Discussion i.MX6平台复位按键无法复位PMU问题 0 votes 33 views 0 replies Started 2 days ago by 利尔达徐佳丽 Answer this
Answered Where do I find presentations and photos from SC'18? Started 1 months ago by John Linford 0 replies 285 views
Discussion Please consider my tag for inclusion on the ARM Community Latest 16 days ago by SULMIYATDAD 25 replies 15992 views
Answered Non-secure peripheral with a secure interrupt handler Latest 6 hours ago by Joseph Yiu 5 replies 138 views
Suggested answer HREADY when no activity on bus Latest 9 hours ago by Tushar Valu 2 replies 92 views
Not answered A53 - MMU vs MPU Started 10 hours ago by Umang Mehta 0 replies 17 views
Not answered How to use GNU GSL library for LPCxpresso 4367 (ARM Cortex M4) Started 15 hours ago by Shreyas007 0 replies 20 views
Suggested answer DS-5 bare metal wait error after run "debug" Latest 15 hours ago by CKO 4 replies 99 views
Answered Cross-Compile ArmNN on x86_64 for arm64 Latest 16 hours ago by fatimak 8 replies 428 views
Answered Mali hw counters not matching Streamline's built-in Mali Bifrost G71 profile Latest 16 hours ago by Lorenzo Dal Col 4 replies 82 views
Suggested answer I can't use OpenGL ES 3.1 Emulation in the Chinese path on Windows. Latest yesterday by jamesduley 1 replies 83 views
Discussion 利尔达嵌入式应用EA产品线汇总介绍—All in one Started 2 days ago by 利尔达徐佳丽 0 replies 35 views
Discussion i.MX6平台复位按键无法复位PMU问题 Started 2 days ago by 利尔达徐佳丽 0 replies 33 views