Other System Controllers

AMBA system controllers

Getting Started

AMBA system controllers are a collection of controller IP that Arm offers. These controllers are for Direct Memory Access (DMA), Level 2 Cache, TrustZone, and peripherals. These controllers are low-power, high-performance IP cores that perform critical tasks within the AMBA system. Designed for optimal compatibility with Arm Cortex, Mali multimedia, and CoreLink System IP, they are the natural complement to interconnect and memory controllers.


DMA controllers

Efficient use of DMA can significantly improve system performance in multiple dimensions. For example, using a DMA controller can offload a processor and either reduce power consumption, or boost the processor performance, or a combination of both. AMBA DMA controllers are designed to complement both high-end and energy-efficient systems. They provide a centralized DMA processing capability that is high performance and highly flexible, and at the same time, is area efficient. Key product offerings for DMA controllers are: 

  • CoreLink DMA-330: The DMA-330 is a high-performance DMA controller that can boost the performance and reduce the power consumption in AXI systems.  The DMA-330 is a highly configurable device to support a wide range of applications and architectures.  The DMA-330 is programmable to support scatter-gather, memory to memory, peripheral to memory, and memory to peripheral transfers, run-from-reset, security on channels, interrupts, and peripherals.

    Click to view the DMA-330 TRM.

  • PrimeCell Micro DMA-230: The DMA-230 is a low gate count (3-10k gates) micro-DMA engine targeting Cortex-M3 systems and other low-power and cost-sensitive applications. The device offers excellent performance at low gate count and all the code is stored in system RAM rather than in registers. Using this component enables Cortex-M1 and Cortex-M3 based systems to remain low cost through reduced gate count and enabling scaling down the frequency of the processor in the system for reducing overall power consumption.

    Click to view the DMA-230 TRM.

Cache controllers

Processor to off-chip memory communication has become the performance bottleneck in many SoCs. Level 2 cache controllers improve processor performance by keeping memory access on-chip with a typical latency 10-25% of accessing the data off-chip. At the same time, the reduced processor demands on the off-chip memory bandwidth free up that resource for other masters. Level 2 cache controllers also contribute significantly to power efficiency because on-chip accesses are typically an order of magnitude lower in power when compared to going off-chip. CoreLink level 2 cache controllers, that are embedded in the processor or delivered as standalone components, are designed alongside the processor to match the processor requirements and easily integrate into AMBA AXI or AHB interconnects. 

The CoreLink L2C-310 cache controller is a high-performance, AXI level 2 cache controller that is designed and optimized to address Arm AXI processors, such as the Cortex-A9, Cortex-A5, Cortex-R4, Cortex-R5, Cortex-R7, Arm11MPCore, Arm1176, and Arm1156. The Mali-200 graphics processor can also benefit from this product.

Click to view the L2C-310 TRM.

TrustZone controllers

TrustZone system IP blocks support the Arm TrustZone system-wide approach to security for preventing access by malicious software to memory regions and peripherals such as keyboards and screens. There are three products in this category: 

  • TZC-400 - CoreLink TZC-400 TrustZone Address Space Controller extends on-chip security to protect multiple regions of external memory from software attacks. TZC-400 includes 'fast path' to hide look up latency and has AMBA 4 ACE-Lite and AXI4 support. It is configurable to protect up to 32 different regions in memory, and is compatible with CCI-400, NIC-400, and DMC-400 product families.

    Click to view the TZC-400 TRM.

  • BP147 – PrimeCell BP147 TrustZone Protection Controller enables the Secure and Non-secure worlds to safely share peripherals. It supports an APB interface that is common to most I/O peripherals.

    Click to view the BP147 TRM.

  • BP141 – PrimeCell BP141 TrustZone Internal Memory Wrapper manages a single Secure region with on-chip SRAM memory.

    Click to view the BP141 TRM.

Peripheral controllers

Arm System IP also supports various general-purpose peripheral controllers. These products augment the standard IP solutions for customers adopting Arm in various systems. The following is a list of peripheral controllers available: 

  • PL011 is a synthesizable Universal Asynchronous Receiver Transmitter (UART) serial port controller.

    Click to view the PL011 TRM.

  • PL022 is a synthesizable Single-wire Peripheral Interface (SPI) controller, master and slave.  The PL022 supports Motorola SPI, TI SSI, and Microwire.

    Click to view the PL022 TRM.

  • PL061 is a synthesizable General Purpose Input-Output (GPIO) controller.  The PL061 supports 8 bits with interrupt control.

    Click to view the PL061 TRM.

  • PL080 is a synthesizable DMA controller supporting one AHB master interface and eight DMA channels.

    Click to view the PL080 TRM.

  • PL081 is a synthesizable DMA controller supporting one AHB master interface and two DMA channels.

    Click to view the PL081 TRM.

  • PL111 is a synthesizable color LCD controller supporting an AHB master and slave interface and driving TFT and STN, single and dual panel displays.

    Click to view the PL111 TRM.

  • PL192 is an advanced vectored interrupt controller supporting up to 32 vectored interrupts with programmable priority level and masking.

    Click to view the PL192 TRM.

  • PL320 is an Inter-processor communications module for servicing interrupts. It pre-dates the GIC architecture.

    Click to view the PL320 TRM.


  • Manual containing technical information.
  • DMA controllers

    The Direct Memory Access (DMA) controller enables the movement of blocks of data from peripheral to memory, memory to peripheral, or memory to memory without burdening the processor.

    DMA-330 TRM
  • Manual containing technical information.
  • Cache controllers

    AMBA Level 2 Cache Controller designs boost the performance of AMBA AHB and AXI processors while reducing overall traffic to system memory, and therefore reducing the energy consumption of the SoC.

    L2C-310 TRM
  • Manual containing technical information.
  • Trustzone controllers

    TrustZone controllers are secure system IP blocks that support the Arm TrustZone system-wide approach to security for preventing access by malicious software to selected memory regions and peripherals such as screens and keypads.

    TZC-400 TRM

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case
Answered Where do I find presentations and photos from SC'18? 0 votes 407 views 0 replies Started 2 months ago by John Linford Answer this
Discussion Please consider my tag for inclusion on the ARM Community 1 votes 16454 views 25 replies Latest 1 months ago by SULMIYATDAD Answer this
Not answered ARM Toolchain & Objective-C 0 votes 7 views 0 replies Started 8 hours ago by Frotz Answer this
Not answered M0 Synthesis Power Report
  • Cortex-M0
  • DesignStart
0 votes 15 views 0 replies Started 9 hours ago by Nacho Renteria Answer this
Suggested answer M0+ Stack Pointer (PSP/MSP) Clarification
  • Cortex-M0
  • R13 (SP Stack Pointer)
  • cortex-m0+
0 votes 295 views 9 replies Latest 16 hours ago by Sean Dunlevy Answer this
Suggested answer Streamline does not work with the latest gator - any suggestions?
  • Streamline Performance Analyzer
0 votes 75 views 3 replies Latest 16 hours ago by Andrej-D Answer this
Not answered Can I use AXI speck for Udemy classes 0 votes 11 views 0 replies Started 18 hours ago by hayk Answer this
Suggested answer Inquire about the Indian Navigation. 0 votes 65 views 1 replies Latest 19 hours ago by HinaEni Answer this
Answered Re: Arm cortex-A5 0 votes 528 views 22 replies Latest 19 hours ago by ZbinAhmed Answer this
Suggested answer IPMI Energy Agent 0 votes 198 views 5 replies Latest 20 hours ago by Patrick Wohlschlegel Answer this
Not answered ION buffer 0 votes 19 views 0 replies Started 21 hours ago by SSW Answer this
Suggested answer DS-5可以使用自定义的工具链吗,如果可以怎么配置呢 0 votes 148 views 2 replies Latest yesterday by zjd1988 Answer this
Answered Where do I find presentations and photos from SC'18? Started 2 months ago by John Linford 0 replies 407 views
Discussion Please consider my tag for inclusion on the ARM Community Latest 1 months ago by SULMIYATDAD 25 replies 16454 views
Not answered ARM Toolchain & Objective-C Started 8 hours ago by Frotz 0 replies 7 views
Not answered M0 Synthesis Power Report Started 9 hours ago by Nacho Renteria 0 replies 15 views
Suggested answer M0+ Stack Pointer (PSP/MSP) Clarification Latest 16 hours ago by Sean Dunlevy 9 replies 295 views
Suggested answer Streamline does not work with the latest gator - any suggestions? Latest 16 hours ago by Andrej-D 3 replies 75 views
Not answered Can I use AXI speck for Udemy classes Started 18 hours ago by hayk 0 replies 11 views
Suggested answer Inquire about the Indian Navigation. Latest 19 hours ago by HinaEni 1 replies 65 views
Answered Re: Arm cortex-A5 Latest 19 hours ago by ZbinAhmed 22 replies 528 views
Suggested answer IPMI Energy Agent Latest 20 hours ago by Patrick Wohlschlegel 5 replies 198 views
Not answered ION buffer Started 21 hours ago by SSW 0 replies 19 views
Suggested answer DS-5可以使用自定义的工具链吗,如果可以怎么配置呢 Latest yesterday by zjd1988 2 replies 148 views