Uses

  •  Prototyping and validation of custom ASIC IP alongside an Arm processor in silicon in Juno

The LogicTile Express 20MG is the recommended choice for FPGA expansion with the Juno Arm Development Platform.

 

.

 

Specifications


LogicTile Express 20MG
LogicTile name (short) V2F-1XV7 or LTE-20MG
Part number V2F-1XV7-0313A
PCB number HBI-0247
Datasheet Datasheet
Manuals User Guide
FPGA Family Virtex 7
FPGA XC7V2000T / XC7V2000T-CES
ZBT RAM N/A
SDRAM 4GB DDR3 SODIMM (included)
Programmable Clocks 6
User Switches 8 DIP switches
User LEDs 9
PCIe connectivity 4 Rx/Tx lanes up, 4 Rx/Tx lanes down
SATA connectors Host + Device, 2×Rx/Tx lanes each
HSSTP connector N/A
Further upward IO 440 single-ended signals (HDRX/Y)
Stackable with other LTE Yes, up to 8 LTE-20MG boards
Power supply From motherboard + 12V DC PCIe
Expansion boards HDMI IO board


 

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Forums

Suggested answer Startup file uvision v5.26
  • STM32F4DISCOVERY
  • Keil
  • uVision
0 votes 38 views 1 replies Latest 12 hours ago by Vienna Answer this
Not answered Linker Internal fault: [0xe81a5a:6120001]
  • Arm Compiler 6
0 votes 27 views 0 replies Started 23 hours ago by klogg Answer this
Suggested answer Autodetection failure when trying to debug a bare metal platform with ARM development studio and dstream
  • Cortex-A9
  • Baremetal
0 votes 94 views 2 replies Latest yesterday by SRK Answer this
Suggested answer How do I migrate a Keil project made with MDK 4.x to MDK 5.x following CMSIS changes?
  • Keil MDK
  • Keil
  • CMSIS
0 votes 4764 views 6 replies Latest yesterday by Vienna Answer this
Not answered How do I reduce execution time and number of cycles, in a filtering of data code.
  • Cortex-M3
  • thumb2
  • Arm Assembly Language (ASM)
0 votes 17 views 0 replies Started yesterday by Hysteria103 Answer this
Answered How could I find the critical functions when dual core cpu is fully loading?
  • AArch64
  • embedded linux
  • performance analysis
  • Armv8-A
  • DS-5 Community Edition
0 votes 107 views 2 replies Latest 2 days ago by Myles Answer this
Suggested answer How do I reduce execution time and number of cycles, in a block copying of data code.
  • mdk-arm
  • Arm Assembly Language (ASM)
  • Block
0 votes 91 views 1 replies Latest 3 days ago by Ronan Synnott Answer this
Suggested answer Unresolved C++11 symbols in DS-5
  • DS-5 Community Edition
0 votes 258 views 3 replies Latest 3 days ago by Ronan Synnott Answer this
Not answered IAR Embedded Workbench external terminal
  • embedded software
0 votes 58 views 0 replies Started 3 days ago by Dan23 Answer this
Suggested answer Startup file uvision v5.26 Latest 12 hours ago by Vienna 1 replies 38 views
Not answered Linker Internal fault: [0xe81a5a:6120001] Started 23 hours ago by klogg 0 replies 27 views
Suggested answer Autodetection failure when trying to debug a bare metal platform with ARM development studio and dstream Latest yesterday by SRK 2 replies 94 views
Suggested answer How do I migrate a Keil project made with MDK 4.x to MDK 5.x following CMSIS changes? Latest yesterday by Vienna 6 replies 4764 views
Not answered How do I reduce execution time and number of cycles, in a filtering of data code. Started yesterday by Hysteria103 0 replies 17 views
Answered How could I find the critical functions when dual core cpu is fully loading? Latest 2 days ago by Myles 2 replies 107 views
Suggested answer How do I reduce execution time and number of cycles, in a block copying of data code. Latest 3 days ago by Ronan Synnott 1 replies 91 views
Suggested answer Unresolved C++11 symbols in DS-5 Latest 3 days ago by Ronan Synnott 3 replies 258 views
Not answered IAR Embedded Workbench external terminal Started 3 days ago by Dan23 0 replies 58 views