Musca-B1 Test Chip Board

Musca-B1 is a test chip and Platform Security Architecture (PSA) development platform for IoT subsystems. In addition to the Arm Cortex-M33 based subsystem, and reference architecture for Arm TrustZone-based systems, it has added Arm CryptoIsland and eFlash features for increased security assurance.

Key benefits include:

The development board image of the Musca-B1 test chip.

About Musca-B1

Musca-B1 makes integration of various IP and designing security into your products easier. It not only implements the recommendations of PSA, but also demonstrates Arm IP for evaluation purposes and provides a reference implementation that can be reused in SoC products.

Musca-B1 incorporates both CryptoCell and CryptoIsland, allowing SoC designers to prototype different use cases for either one to serve as a root of trust. It has embedded flash to improve security and better represent a real word device. Using the latest flash memory controller, it utilizes the Global Flash Bus (GFB) standard.

Musca-B1 is also a software development platform. It has four times the RAM of Musca-A, allowing software developers to not be hindered by memory constraints.

Key product highlights

Musca-B1 is a test chip built from several Arm IP components, these include:

A block diagram to show Musca-B1 with a PSA ready system.

The test chip features Arm TrustZone and Arm CryptoIsland technology. It has improved integration over Musca-A and is manufactured in TSMC 40ULP with embedded flash. Musca-B1 expands upon the Arm secure foundation by building with partner IP.

  • Peripheral IP from Cadence such as QSPI, PWM, I2C or I2S
  • Power Management Unit from Dolphin Integration
  • PLL from Silicon Creations

It is designed to match the requirement of efficient IoT nodes, making it a good model for system development.

Key features

Development platform of choice for PSA

Musca-B1 test chip architecture demonstrates how to design PSA ready systems, providing a tried and tested development platform for secure IoT devices. It has been tested by the Arm software teams and the Arm partners to build software and tools around the Armv8-M architecture.

TrustZone for Armv8-M reference system

The subsystem architecture at the centre of the Musca-B1 test chip expands the Arm TrustZone isolation outside of the processor, throughout the system and is used by all the ecosystem surrounding the new Armv8-M processors.

Dynamic tuning for performance/power with the dual asymmetric Cortex-M33

The processing architecture of the subsystem at the heart of the Musca-B1 test chip ensures that processing performance is available when you need it, but saves energy when processing is not required.

Embedded security with CryptoIsland

Arm CryptoIsland brings a high level of isolation and security required for crypto services such as key handling, lifecycle management, encryption, authentication and others. For example, it can be used as a secure enclave for secure identity services such as Kigen SIM Solutions. 

Arm Community logo

Get more information on Musca-B from Arm Community

For useful resources, information, and discussion for the Musca-B development board, visit the Musca-B pages on Arm Development Platforms Community.

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Not answered Restricting the BLE peripheral device to connect to only one Master (central)
  • Bluetooth LE
0 votes 60 views 0 replies Started 3 days ago by Anitha Answer this
Not answered Restricting the BLE peripheral device to connect to only one Master (central)
  • Bluetooth LE
  • Peripheral Test Block
0 votes 33 views 0 replies Started 3 days ago by Anitha Answer this
Not answered Getting an error while running code_gen.py with MNIST 0 votes 177 views 0 replies Started 3 days ago by rafakath Answer this
Suggested answer Hi, Can anyone suggest few ARM socs that supports, PCIe 4.0/3.0, NVMe 4.0/3.0/2.0?
  • Cortex-A53 FVP
  • STM32 F1
  • Armv8-R
0 votes 535 views 1 replies Latest 3 days ago by Ronan Synnott Answer this
Not answered Driving Demand For Python in Future 0 votes 226 views 0 replies Started 4 days ago by 3ri technologies Answer this
Not answered Image Processing 0 votes 232 views 0 replies Started 6 days ago by VAHiD Answer this
Not answered Restricting the BLE peripheral device to connect to only one Master (central) Started 3 days ago by Anitha 0 replies 60 views
Not answered Restricting the BLE peripheral device to connect to only one Master (central) Started 3 days ago by Anitha 0 replies 33 views
Not answered Getting an error while running code_gen.py with MNIST Started 3 days ago by rafakath 0 replies 177 views
Suggested answer Hi, Can anyone suggest few ARM socs that supports, PCIe 4.0/3.0, NVMe 4.0/3.0/2.0? Latest 3 days ago by Ronan Synnott 1 replies 535 views
Not answered Driving Demand For Python in Future Started 4 days ago by 3ri technologies 0 replies 226 views
Not answered Image Processing Started 6 days ago by VAHiD 0 replies 232 views