Getting started

The Juno development board is an open, vendor-neutral, Armv8-A development platform that supports an out-of-the-box Linux software package delivered by Linaro. The Juno development board provides an excellent environment for the development of the next-generation system-on-chip designs. A range of plug-in expansion options enables hardware and software applications to be developed and debugged.

Juno hardware

  • Arm Cortex-A72 MPCore (Juno r2)
  • Arm Cortex-A53
  • Arm big.LITTLE technology
  • Arm Mali graphics processor for 3D Graphics Acceleration and GP-GPU compute
  • 4-lane Gen 2.0 PCI-Express
  • A SoC architecture aligned with Level 1 (Server) Base System Architecture

Juno Software

  • System Control Processor (SCP) Firmware
    • System initialisation, cold boot flow and controls clocks, voltage, power gating.
    • Delivered as binary via Linaro with public programmers interface
  • Application Processor (AP) Software – all delivered as source via Linaro
    • Arm Trusted Firmware – supporting PSCI power controls and trusted execution environments
    • Choice of UEFI or U-Boot firmware
    • Linux – support for both latest kernel and Linaro Stable Kernel which includes Mali GPU drivers and Android patch set
      • Includes big.LITTLE scheduling and Intelligent Power Allocation support from Arm
    • Linaro supported Linux filesystems including:
    • Busybox
    • OpenEmbedded (yocto)
    • Android (Linaro Confectionary Release) – contains user-space driver for the Mali GPU

    Fully described on the Arm development platforms connected community page.


Software development on Juno

  • Armv8-A AArch64 kernel and tools development for Cortex-A processor family
  • PCI-Express software development
  • Secure OS and Hypervisors through Arm Trusted Firmware
  • Expansion using a LogicTile Express that connects directly to the platform
  • 3D graphics and GPU compute with native big.LITTLE and Mali support
  • Middleware and file systems porting and optimisation to 64-bit
  • Real-time debug, trace and performance tuning with CoreSight technology


Juno r2 
 Target  Platform for big.LITTLE development with big.LITTLE and PCI-Express 
 big cluster Cortex-A72 r0p0eac
 LITTLE cluster Cortex-A53 r0p3
 CCI-400 r1p3
 NIC-400 r0p2
 TZC-400 r0p1 
 STM STM-500 r0p1 
 FPGA support Fully coherent 
 PCI-Express support Yes, 4 lanes plus GbEthernet & SATA

Juno expansion

A range of plug-in expansion options enables hardware and software applications to be developed and debugged.

Arm LogicTile Express Expansion

The Juno Arm Development Platform can be expanded by adding a LogicTile Express development board. This enables the addition of user logic to the system. The FPGA board connects to the platform using master and slave Thin Links, which enables off-chip communication.

Application Note AN415 shows how to enable connection of an LogicTile Express to the Juno Development Platform and is available for download here.

The Juno r2 can also be expanded using the 4 Gen 2.0 PCI-Express slots.

 

 

PRO DESIGN proFPGA FPGA Expansion

 

The Juno platform supports PRO DESIGN Electronics proFPGA uno, duo and quad Prototyping solution, offering a larger capacity FPGA solution beyond LogicTile Express. The proFPGA product family is a complete, scalable and modular multi-FPGA prototyping solution consisting of different types of motherboards, various Xilinx Virtex® FPGA modules based on the latest Virtex UltraScale™ technology and a portfolio of interconnection boards/cables, as well as a large range of daughter boards including memory boards and high-speed interface boards. This solution is supported by all Juno variants and an example Application Note AN499 is available as a starting point for an FPGA design implementation. A short video showing the mechanical assembly instructions is available here.

 

 

 Juno proFPGA picture

 

Synopsys® HAPS FPGA Expansion

The Juno platform supports the Synopsys HAPS FPGA solution offering a range of capacity FPGA solution in addition to LogicTile Express. HAPS FPGA-based physical prototyping systems include an integrated hardware and software tool flow for design planning, FPGA synthesis and debug. The HAPS ProtoCompiler software, which has built-in knowledge of the HAPS system architecture, automates partitioning to map IP blocks to complete subsystems and SoCs. Juno is supported by the HAPS-80, HAPS-70 and HAPS-DX series. More information on Synopsys's FPGA range is available HAPS FPGA.

 

HAPS-FPGA + Juno

 

S2C’s Prodigy FPGA Expansion

The Juno Platform supports the S2C Prodigy FPGA Logic Module Systems to  increase scalability of FPGA prototyping for designs based on Armv8-A. The Prodigy Interface Module for Juno effectively bridges the software development environment to the S2C’s Prodigy Logic Modules for prototyping custom logic blocks alongside the Arm processor. The Prodigy Interface Module for Juno works with the Prodigy Complete Prototyping Platform that includes advanced capabilities for design partitioning, prototype configuration, multi-FPGA debug, and the ability to scale beyond 1.5B gates utilizing the Prodigy Cloud Cube architecture.

Prodigy Interface Module Kit for Arm Juno includes the following:

  • One Prodigy Interface Module for Juno
  • One I/O loopback test module for Arm Juno
  • One 8GB DDR4 Pre-tested SO-DIMM Memory Module
  • One 400mm Prodigy Cable
  • One reference design for Juno, tutorial guide and application note

The kit also includes a complete easy set up reference design that shows:

  • Comprehensive self-testing between the Prodigy Logic Modules and the Juno Arm Development Platform
  • Expanded FPGA capacity
  • Early porting of OS kernel or driver code for Armv8-A processors
  • High-speed DDR4 memory access between the Logic Module(s) and Juno Arm Development Platform

More information on S2C Prodigy Complete FPGA Prototyping Platform offerings is available here.

ARM Juno S2C adapter




Tool support

With out-of-the-box support for the Juno Arm Development Platform, DS-5 Ultimate Edition is the complete tool suite for Arm, including Armv8-A. Enabling code generation, debug, trace and optimization of software from bare-metal to userspace, DS-5 has been developed alongside the Armv8-A architecture to help take full advantage of Arm’s highest performance processors.

It offers DS-5 Debugger for Linux and Android, along with a range of RTOSs, keeping track of threads and processes across multicluster and big.LITTLE configurations is intuitive. System optimization is made easier with excellent support for advanced debug and trace services, whilst Streamline helps identify bottlenecks in CPU and Mali GPU, which can be tracked down to individual functions or lines of source code.



Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Blogs

Community Forums

Answered Where do I find presentations and photos from SC'18? 2 votes 1206 views 0 replies Started 8 months ago by John Linford Answer this
Suggested answer Firmware working fine in debug mode but not in Release mode
  • Keil MDK
0 votes 186 views 4 replies Latest 5 hours ago by Tejaswini Jayashanker Answer this
Suggested answer License Feature Not Available 0 votes 454 views 3 replies Latest 6 hours ago by Peter Harris Answer this
Suggested answer How to develop CMSIS-DSP code in Visual Studio 2015?
  • Fast Models
  • CMSIS
0 votes 146 views 1 replies Latest 6 hours ago by Ronan Synnott Answer this
Not answered 武汉开发票“怎么开,如何开,在哪里开 0 votes 29 views 0 replies Started 7 hours ago by geige21 Answer this
Not answered 济南哪里有开发票“怎么开,如何开,在哪里开 0 votes 30 views 0 replies Started 7 hours ago by geige21 Answer this
Not answered 佛山开发票“怎么开,如何开,在哪里开 0 votes 28 views 0 replies Started 7 hours ago by geige21 Answer this
Not answered 东莞开发票"怎么开,如何开,在哪里开 0 votes 31 views 0 replies Started 7 hours ago by geige21 Answer this
Suggested answer Cortex-R5: Divide-by-zero
  • Armv7 Exception Model
  • Cortex-R5
  • Processors
  • Software Development
0 votes 353 views 4 replies Latest 8 hours ago by Tau Answer this
Suggested answer DS5 Linux Debugging 0 votes 214 views 1 replies Latest 9 hours ago by Ronan Synnott Answer this
Not answered AXI4 ordering 0 votes 32 views 0 replies Started 9 hours ago by Hyunkyu Answer this
Suggested answer Can I import my own processor model in streamline for profiling?
  • DS-5 Development Studio
  • arm streamline
  • Streamline Performance Analyzer
0 votes 365 views 1 replies Latest 10 hours ago by Ronan Synnott Answer this
Answered Where do I find presentations and photos from SC'18? Started 8 months ago by John Linford 0 replies 1206 views
Suggested answer Firmware working fine in debug mode but not in Release mode Latest 5 hours ago by Tejaswini Jayashanker 4 replies 186 views
Suggested answer License Feature Not Available Latest 6 hours ago by Peter Harris 3 replies 454 views
Suggested answer How to develop CMSIS-DSP code in Visual Studio 2015? Latest 6 hours ago by Ronan Synnott 1 replies 146 views
Not answered 武汉开发票“怎么开,如何开,在哪里开 Started 7 hours ago by geige21 0 replies 29 views
Not answered 济南哪里有开发票“怎么开,如何开,在哪里开 Started 7 hours ago by geige21 0 replies 30 views
Not answered 佛山开发票“怎么开,如何开,在哪里开 Started 7 hours ago by geige21 0 replies 28 views
Not answered 东莞开发票"怎么开,如何开,在哪里开 Started 7 hours ago by geige21 0 replies 31 views
Suggested answer Cortex-R5: Divide-by-zero Latest 8 hours ago by Tau 4 replies 353 views
Suggested answer DS5 Linux Debugging Latest 9 hours ago by Ronan Synnott 1 replies 214 views
Not answered AXI4 ordering Started 9 hours ago by Hyunkyu 0 replies 32 views
Suggested answer Can I import my own processor model in streamline for profiling? Latest 10 hours ago by Ronan Synnott 1 replies 365 views