Getting Started

Arm SystemC Cycle Models simplify virtual prototype creation. Models that are IEEE std. 1666-2011-compliant allow you to rapidly assemble systems and integrate other Accellera SystemC and Transaction Level Modeling (TLM) component models to create accurate virtual prototypes.

Because models are the key to creating a virtual prototype, Arm supports a wide range of models in a variety of formats including:

  • Flexible SystemC model support for easy creation and integration

  • High performance cycle-accurate and implementation-accurate models compiled by Cycle Model Studio

  • Verilog and VHDL co-simulation with leading RTL Simulators

Platform Debug

Assembling system models is only part of the solution: the key lies in the ability to execute the prototype, examine the behavior of the system, and analyze key metrics. Arm Cycle Models provide debug interfaces tailored for both hardware and software engineers. You have full visibility and execution control of your design. Software engineers are able to view code, control the simulation at clock edge granularity, and examine registers and memories. Hardware engineers can examine signals, dump waveforms, and trace execution through the system. Run-time performance profiling gives you immediate feedback on system behavior during execution.

Architectural Analysis

Development and analysis of system architecture requires the accuracy to model key system characteristics, especially with complex bus architectures and multi-core communications models. Arm Cycle Models provide the accuracy, performance, and flexibility to model complex systems and perform the analysis required to make critical design decisions. Instead of ad-hoc model approximations and paper-and-pencil calculations, architects can now prove their design assumptions before committing to the design implementation. The unique benefits for architectural analysis enable first-turn success of your SoC:

  • Create cycle-accurate system models required for detailed architectural analysis and explore the performance impact of hardware/software trade-offs

  • Measure interconnect performance of complex bus architectures using actual system behavior to drive traffic

  • Quickly and easily make changes and explore design space alternatives before committing to an implementation

Hardware and Software System Validation

System validation requires the ability to model the entire system working together, and provide accurate models of both the hardware and software. Cycle-accurate virtual prototypes provide a way to develop and validate software before committing to physical hardware implementations. Effective driver and firmware development requires the detail and performance that is provided by Arm. The benefits for hardware/software system validation provide insight:

  • Speed system integration time by debugging your software on virtual platforms before physical prototypes are available

  • Reduce risk by validating hardware implementations using actual system software

  • Eliminate hardware physical prototype availability as a bottleneck to software development

  • Accelerate the process of debugging, implementing hardware or software changes, and then re-executing the system.

Accurate Models from Arm IP Exchange

Arm Cycle Model solutions leverage models from Arm IP Exchange. This web portal enables around the clock access to Arm IP. Models can be easily configured, built, downloaded, and managed, then integrated directly into a SystemC system. The benefits of Arm IP Exchange are numerous:

  • Configuration — IP Exchange understands the valid configuration options for each piece of Arm IP and only permits compatible combinations of these options to be chosen. 

  • Quality — Models are generated in a "clean" environment that is proven and continually regression tested. Arm IP Exchange understands the dependencies between the model and SystemC to ensure compatibility.

  • Usability — Models are configured using a short series of questions, which automatically adapt as answers are given, to ensure that only valid configurations are built. No RTL or design knowledge is required to configure or build a model.

  • Enhanced Satisfaction — Arm IP Exchange is available 24/7 allowing you to configure the model as and when you need it. You can easily check on the status of any model you requested to be automatically built.

  • IP Management — Arm IP Exchange maintains a secure history of user models and automatically issues a notification when a new revision or model is available. This secure history mechanism enables you to leverage IP and configurations that are used elsewhere within your organization.

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Forums

Answered Where do I find presentations and photos from SC'18? 2 votes 1486 views 0 replies Started 10 months ago by John Linford Answer this
Suggested answer How to use gcc-arm-none-eabi to compile coremark for cortex M4? 0 votes 808 views 10 replies Latest 5 hours ago by Cecil1R Answer this
Suggested answer For DS-5, How to select the toolchain, whether select_toolchain.bat support input parameter? 0 votes 352 views 1 replies Latest 6 hours ago by Stephen Theobald Answer this
Not answered Print a char in hex not correct. Is is a C51 bug? 0 votes 45 views 0 replies Started 14 hours ago by gohigh Answer this
Not answered How to generate an address size fault? 0 votes 26 views 0 replies Started 16 hours ago by ohskr27 Answer this
Suggested answer arm-eabi-gcc-8.3.0.exe: error: CreateProcess: No such file or directory
  • GCC
  • GNU Arm
0 votes 366 views 1 replies Latest 22 hours ago by Joey Ye Answer this
Suggested answer Cortex R GNU C++ Toolchain 0 votes 179 views 3 replies Latest 22 hours ago by Joey Ye Answer this
Suggested answer What is suggested debounce time for keypad?
  • Keil C51 Tools
0 votes 408 views 4 replies Latest yesterday by ²erik malund Answer this
Suggested answer AXI4:- Unaligned transfer 0 votes 172 views 2 replies Latest yesterday by Ravi V. Answer this
Suggested answer nn_quantizer.py in the ML-CIFAR10 examples returning out of range index error for Caffe LeNet example for MNIST
  • Machine Learning (ML)
  • CMSIS-NN
0 votes 784 views 2 replies Latest yesterday by rafakath Answer this
Suggested answer QSP not available error even though ARM DS-5 Gold with env properly set
  • DS-5 Development Studio
  • Run-Time Environment
  • TrustZone
  • Linux
0 votes 6260 views 8 replies Latest yesterday by 章政 Answer this
Suggested answer NIC301 sizing 0 votes 120 views 1 replies Latest yesterday by Colin Campbell Answer this
Answered Where do I find presentations and photos from SC'18? Started 10 months ago by John Linford 0 replies 1486 views
Suggested answer How to use gcc-arm-none-eabi to compile coremark for cortex M4? Latest 5 hours ago by Cecil1R 10 replies 808 views
Suggested answer For DS-5, How to select the toolchain, whether select_toolchain.bat support input parameter? Latest 6 hours ago by Stephen Theobald 1 replies 352 views
Not answered Print a char in hex not correct. Is is a C51 bug? Started 14 hours ago by gohigh 0 replies 45 views
Not answered How to generate an address size fault? Started 16 hours ago by ohskr27 0 replies 26 views
Suggested answer arm-eabi-gcc-8.3.0.exe: error: CreateProcess: No such file or directory Latest 22 hours ago by Joey Ye 1 replies 366 views
Suggested answer Cortex R GNU C++ Toolchain Latest 22 hours ago by Joey Ye 3 replies 179 views
Suggested answer What is suggested debounce time for keypad? Latest yesterday by ²erik malund 4 replies 408 views
Suggested answer AXI4:- Unaligned transfer Latest yesterday by Ravi V. 2 replies 172 views
Suggested answer nn_quantizer.py in the ML-CIFAR10 examples returning out of range index error for Caffe LeNet example for MNIST Latest yesterday by rafakath 2 replies 784 views
Suggested answer QSP not available error even though ARM DS-5 Gold with env properly set Latest yesterday by 章政 8 replies 6260 views
Suggested answer NIC301 sizing Latest yesterday by Colin Campbell 1 replies 120 views