Getting Started

Arm SystemC Cycle Models simplify virtual prototype creation. Models that are IEEE std. 1666-2011-compliant allow you to rapidly assemble systems and integrate other Accellera SystemC and Transaction Level Modeling (TLM) component models to create accurate virtual prototypes.

Because models are the key to creating a virtual prototype, Arm supports a wide range of models in a variety of formats including:

  • Flexible SystemC model support for easy creation and integration

  • High performance cycle-accurate and implementation-accurate models compiled by Cycle Model Studio

  • Verilog and VHDL co-simulation with leading RTL Simulators

Platform Debug

Assembling system models is only part of the solution: the key lies in the ability to execute the prototype, examine the behavior of the system, and analyze key metrics. Arm Cycle Models provide debug interfaces tailored for both hardware and software engineers. You have full visibility and execution control of your design. Software engineers are able to view code, control the simulation at clock edge granularity, and examine registers and memories. Hardware engineers can examine signals, dump waveforms, and trace execution through the system. Run-time performance profiling gives you immediate feedback on system behavior during execution.

Architectural Analysis

Development and analysis of system architecture requires the accuracy to model key system characteristics, especially with complex bus architectures and multi-core communications models. Arm Cycle Models provide the accuracy, performance, and flexibility to model complex systems and perform the analysis required to make critical design decisions. Instead of ad-hoc model approximations and paper-and-pencil calculations, architects can now prove their design assumptions before committing to the design implementation. The unique benefits for architectural analysis enable first-turn success of your SoC:

  • Create cycle-accurate system models required for detailed architectural analysis and explore the performance impact of hardware/software trade-offs

  • Measure interconnect performance of complex bus architectures using actual system behavior to drive traffic

  • Quickly and easily make changes and explore design space alternatives before committing to an implementation

Hardware and Software System Validation

System validation requires the ability to model the entire system working together, and provide accurate models of both the hardware and software. Cycle-accurate virtual prototypes provide a way to develop and validate software before committing to physical hardware implementations. Effective driver and firmware development requires the detail and performance that is provided by Arm. The benefits for hardware/software system validation provide insight:

  • Speed system integration time by debugging your software on virtual platforms before physical prototypes are available

  • Reduce risk by validating hardware implementations using actual system software

  • Eliminate hardware physical prototype availability as a bottleneck to software development

  • Accelerate the process of debugging, implementing hardware or software changes, and then re-executing the system.

Accurate Models from Arm IP Exchange

Arm Cycle Model solutions leverage models from Arm IP Exchange. This web portal enables around the clock access to Arm IP. Models can be easily configured, built, downloaded, and managed, then integrated directly into a SystemC system. The benefits of Arm IP Exchange are numerous:

  • Configuration — IP Exchange understands the valid configuration options for each piece of Arm IP and only permits compatible combinations of these options to be chosen. 

  • Quality — Models are generated in a "clean" environment that is proven and continually regression tested. Arm IP Exchange understands the dependencies between the model and SystemC to ensure compatibility.

  • Usability — Models are configured using a short series of questions, which automatically adapt as answers are given, to ensure that only valid configurations are built. No RTL or design knowledge is required to configure or build a model.

  • Enhanced Satisfaction — Arm IP Exchange is available 24/7 allowing you to configure the model as and when you need it. You can easily check on the status of any model you requested to be automatically built.

  • IP Management — Arm IP Exchange maintains a secure history of user models and automatically issues a notification when a new revision or model is available. This secure history mechanism enables you to leverage IP and configurations that are used elsewhere within your organization.

Get support

Arm support

Arm training courses and on-site system-design advisory services enable licensees to realize maximum system performance with lowest risk and fastest time-to-market.

Arm training courses  Open a support case

Community Forums

Answered Where do I find presentations and photos from SC'18? 2 votes 1816 views 0 replies Started 1 years ago by John Linford Answer this
Not answered Pack installer - Cannot install pack: Cannot initialize 0 votes 26 views 0 replies Started 9 hours ago by KR51K Answer this
Answered Can't debug a project
  • Debugging
0 votes 657 views 9 replies Latest 20 hours ago by Aikuka Answer this
Suggested answer Keil Pack installer Boards for NUCLEO-F410RB 0 votes 988 views 4 replies Latest 22 hours ago by vinnu7894 Answer this
Suggested answer List of configuration options in .uvprojx and .uvoptx files (Keil uVision 5)
  • Development Tools
  • Keil
  • uVision
  • Keil Tools
  • Software Development Tools
0 votes 1164 views 3 replies Latest yesterday by Andy Neil Answer this
Not answered Add a 'Mark All As Read' for *all* forums 0 votes 4 views 0 replies Started yesterday by Andy Neil Answer this
Suggested answer Windows version of arm-linux-gnueabi and arm-linux-gnueabihf for gcc8
  • GCC
  • GNU
  • Linux
0 votes 2025 views 4 replies Latest yesterday by Przemyslaw Wirkus Answer this
Suggested answer TCPNet device behind a firewall
  • Keil MDK
0 votes 316 views 1 replies Latest yesterday by joshepparker Answer this
Suggested answer Is it possible disassemble an object compiled by armclang and re-compile it with arm-none-eabi-gcc 0 votes 487 views 2 replies Latest yesterday by sword_i@sina.com Answer this
Answered L6218E : undefined symbol, linker problems?
  • Keil MDK
  • Arm Compiler
0 votes 410 views 4 replies Latest yesterday by Kars Noordhuis Answer this
Answered can we delay read and write transactions(axi4) by providing delay in register slice?
  • AXI4
0 votes 59685 views 67 replies Latest yesterday by casseverhart13 Answer this
Not answered I am working on protocol checker VC of APB4 to which I have to test the assertions written. Does it mean I have to write test cases to verify my assertions? 0 votes 108 views 0 replies Started yesterday by aditya raja Answer this
Answered Where do I find presentations and photos from SC'18? Started 1 years ago by John Linford 0 replies 1816 views
Not answered Pack installer - Cannot install pack: Cannot initialize Started 9 hours ago by KR51K 0 replies 26 views
Answered Can't debug a project Latest 20 hours ago by Aikuka 9 replies 657 views
Suggested answer Keil Pack installer Boards for NUCLEO-F410RB Latest 22 hours ago by vinnu7894 4 replies 988 views
Suggested answer List of configuration options in .uvprojx and .uvoptx files (Keil uVision 5) Latest yesterday by Andy Neil 3 replies 1164 views
Not answered Add a 'Mark All As Read' for *all* forums Started yesterday by Andy Neil 0 replies 4 views
Suggested answer Windows version of arm-linux-gnueabi and arm-linux-gnueabihf for gcc8 Latest yesterday by Przemyslaw Wirkus 4 replies 2025 views
Suggested answer TCPNet device behind a firewall Latest yesterday by joshepparker 1 replies 316 views
Suggested answer Is it possible disassemble an object compiled by armclang and re-compile it with arm-none-eabi-gcc Latest yesterday by sword_i@sina.com 2 replies 487 views
Answered L6218E : undefined symbol, linker problems? Latest yesterday by Kars Noordhuis 4 replies 410 views
Answered can we delay read and write transactions(axi4) by providing delay in register slice? Latest yesterday by casseverhart13 67 replies 59685 views
Not answered I am working on protocol checker VC of APB4 to which I have to test the assertions written. Does it mean I have to write test cases to verify my assertions? Started yesterday by aditya raja 0 replies 108 views