Sample Arm Cortex-A53 CPAK
Sample Arm Cortex-A53 CPAK

Getting Started

Virtual prototypes play a vital role in the design and analysis of system on chip designs. In order to maximize the time spent being productive with virtual prototypes and minimize the time required to create them, Arm supplies a rich library of Cycle Performance Analysis Kits (CPAKs). These extensible virtual prototypes come complete with models, system information and software to enable designer productivity within minutes of download.


Access CPAKs 


CPAK Features

  • Pre-built virtual prototypes featuring advanced technology such as the Arm Cortex-A72Cortex-A57, Cortex-R8 and Cortex-M7 processors
  • 100% accurate models for critical performance elements including processors, fabric, memory controllers and GPUs
  • Arm Fast Model representations to enable application software development at millions of instructions per second
  • Swap & Play, to enable the Arm Fast Model representation to switch to 100% accuracy at any software break-point
  • Bare-metal software package to initialize components and enable easy customization and benchmarking
  • Linux OS packages including source code 

Simple Customization

CPAKs are designed to be useful immediately after download, but not all SoCs are the same. To better model the behavior of your actual SoC, CPAKs can also be easily customized using SoC Designer. SoC Designer enables IP blocks to be reconfigured or replaced. Additional blocks and subsystems can also be added to the system. Designers are able to take advantage of the complete Arm model ecosystem including models from Arm IP Exchange, models compiled from RTL using Cycle Model Studio or handwritten models in C/C++ or SystemC.

Source code is also provided for all software components to enable easy customization. CPAKs minimize the setup tasks typically associated with SoC design and enable engineers to focus their efforts in more productive areas.

Architectural Analysis

CPAKs are ideally suited for accurate architectural analysis. They contain 100% accurate models compiled directly from RTL and instrumented for interactive design, debug and analysis. CPAKs let you see the behavior of the actual silicon months before it is built. This enables the designer to make architectural decisions with confidence. CPAKs take advantage of all of SoC Designer's architectural analysis and visualizations tools to give the designer unmatched insight into actual SoC behavior.

System Performance Optimization

Although many benchmarks execute on a bare-metal system, a large number of them require an OS to be present. Traditionally this presents a problem because the cycle accurate models which are so beneficial for bare metal benchmarks and optimization are simply too slow to be used with an OS. Even booting an OS on a platform containing only cycle accurate models can take days.

CPAKs for the Linux and Android OS solve this problem by using Arm's Swap & Play technology. This enables the OS to boot in seconds and get to the software area of interest for performance analysis. The system representation is then swapped to be 100% accurate (for all or just part of the system) and execution continues. This technique enables accurate benchmarking and optimizations.

Unmatched IP Integration

Your SoC design doesn't just use IP from a single vendor. Your virtual prototype representation shouldn't either. CPAKs can easily accommodate additional third party IP models. These models can either be added to the CPAK platform or used to replace a delivered component. Future CPAKs will also include select third party IP to further accelerate the integration process.

Community Blogs

Community Forums

Answered Where do I find presentations and photos from SC'18? 1 votes 800 views 0 replies Started 4 months ago by John Linford Answer this
Not answered Non-secure code calling secure code - Boot Loaders 0 votes 16 views 0 replies Started 7 hours ago by Jotham Manoranjan Answer this
Not answered Hi, I need RVCT V3.1 569 Any idea how / where can I get it? 0 votes 15 views 0 replies Started 10 hours ago by BrownT Answer this
Not answered Arm RTOS C++
  • Real Time Operating Systems (RTOS)
  • C++
0 votes 37 views 0 replies Started 22 hours ago by Rocketman46 Answer this
Suggested answer SMMUv2 - Arm Corelink-MMU500 on Xilinx Zynq Ultrascale+
  • CoreLink MMU-500 System Memory Management Unit
  • Armv8-A
  • SMMUv2
0 votes 72 views 1 replies Latest 22 hours ago by 42Bastian Schick Answer this
Suggested answer Interrupts in assembly language
  • Microcontroller
  • Interrupt
0 votes 63 views 1 replies Latest 22 hours ago by 42Bastian Schick Answer this
Suggested answer MPIDR and affinity
  • AArch64
0 votes 49 views 1 replies Latest 23 hours ago by 42Bastian Schick Answer this
Answered Debug the R52 sample project in DS-5 Studio, stuck into EL1_undefined_Handler
  • cortex-r52
  • DS-5 Debugger
0 votes 181 views 7 replies Latest yesterday by Ronan Synnott Answer this
Suggested answer Registers not updating in ARM Development Studio
  • Arm Development Studio
  • Cortex-A53 FVP
0 votes 102 views 2 replies Latest yesterday by Tony201900 Answer this
Suggested answer Linker Internal fault: [0xe81a5a:6120001]
  • Arm Compiler 6
0 votes 85 views 1 replies Latest yesterday by klogg Answer this
Suggested answer Axi4 Write Transaction
  • AMBA
  • AXI4
0 votes 80 views 1 replies Latest yesterday by vstehle Answer this
Not answered Segfaults for minor code changes, Alignment issue?
  • C++
  • SoC FPGA
  • DS-5 Community Edition
0 votes 37 views 0 replies Started 2 days ago by Spizmar Answer this
Answered Where do I find presentations and photos from SC'18? Started 4 months ago by John Linford 0 replies 800 views
Not answered Non-secure code calling secure code - Boot Loaders Started 7 hours ago by Jotham Manoranjan 0 replies 16 views
Not answered Hi, I need RVCT V3.1 569 Any idea how / where can I get it? Started 10 hours ago by BrownT 0 replies 15 views
Not answered Arm RTOS C++ Started 22 hours ago by Rocketman46 0 replies 37 views
Suggested answer SMMUv2 - Arm Corelink-MMU500 on Xilinx Zynq Ultrascale+ Latest 22 hours ago by 42Bastian Schick 1 replies 72 views
Suggested answer Interrupts in assembly language Latest 22 hours ago by 42Bastian Schick 1 replies 63 views
Suggested answer MPIDR and affinity Latest 23 hours ago by 42Bastian Schick 1 replies 49 views
Answered Debug the R52 sample project in DS-5 Studio, stuck into EL1_undefined_Handler Latest yesterday by Ronan Synnott 7 replies 181 views
Suggested answer Registers not updating in ARM Development Studio Latest yesterday by Tony201900 2 replies 102 views
Suggested answer Linker Internal fault: [0xe81a5a:6120001] Latest yesterday by klogg 1 replies 85 views
Suggested answer Axi4 Write Transaction Latest yesterday by vstehle 1 replies 80 views
Not answered Segfaults for minor code changes, Alignment issue? Started 2 days ago by Spizmar 0 replies 37 views