Sample Arm Cortex-A53 CPAK
Sample Arm Cortex-A53 CPAK

Getting Started

Virtual prototypes play a vital role in the design and analysis of system on chip designs. In order to maximize the time spent being productive with virtual prototypes and minimize the time required to create them, Arm supplies a rich library of Cycle Performance Analysis Kits (CPAKs). These extensible virtual prototypes come complete with models, system information and software to enable designer productivity within minutes of download.


Access CPAKs 


CPAK Features

  • Pre-built virtual prototypes featuring advanced technology such as the Arm Cortex-A72Cortex-A57, Cortex-R8 and Cortex-M7 processors
  • 100% accurate models for critical performance elements including processors, fabric, memory controllers and GPUs
  • Arm Fast Model representations to enable application software development at millions of instructions per second
  • Swap & Play, to enable the Arm Fast Model representation to switch to 100% accuracy at any software break-point
  • Bare-metal software package to initialize components and enable easy customization and benchmarking
  • Linux OS packages including source code 

Simple Customization

CPAKs are designed to be useful immediately after download, but not all SoCs are the same. To better model the behavior of your actual SoC, CPAKs can also be easily customized using SoC Designer. SoC Designer enables IP blocks to be reconfigured or replaced. Additional blocks and subsystems can also be added to the system. Designers are able to take advantage of the complete Arm model ecosystem including models from Arm IP Exchange, models compiled from RTL using Cycle Model Studio or handwritten models in C/C++ or SystemC.

Source code is also provided for all software components to enable easy customization. CPAKs minimize the setup tasks typically associated with SoC design and enable engineers to focus their efforts in more productive areas.

Architectural Analysis

CPAKs are ideally suited for accurate architectural analysis. They contain 100% accurate models compiled directly from RTL and instrumented for interactive design, debug and analysis. CPAKs let you see the behavior of the actual silicon months before it is built. This enables the designer to make architectural decisions with confidence. CPAKs take advantage of all of SoC Designer's architectural analysis and visualizations tools to give the designer unmatched insight into actual SoC behavior.

System Performance Optimization

Although many benchmarks execute on a bare-metal system, a large number of them require an OS to be present. Traditionally this presents a problem because the cycle accurate models which are so beneficial for bare metal benchmarks and optimization are simply too slow to be used with an OS. Even booting an OS on a platform containing only cycle accurate models can take days.

CPAKs for the Linux and Android OS solve this problem by using Arm's Swap & Play technology. This enables the OS to boot in seconds and get to the software area of interest for performance analysis. The system representation is then swapped to be 100% accurate (for all or just part of the system) and execution continues. This technique enables accurate benchmarking and optimizations.

Unmatched IP Integration

Your SoC design doesn't just use IP from a single vendor. Your virtual prototype representation shouldn't either. CPAKs can easily accommodate additional third party IP models. These models can either be added to the CPAK platform or used to replace a delivered component. Future CPAKs will also include select third party IP to further accelerate the integration process.

Community Blogs

Community Forums

Answered Where do I find presentations and photos from SC'18? 2 votes 1799 views 0 replies Started 1 years ago by John Linford Answer this
Suggested answer LED Blinking with UART
  • armv4
0 votes 6804 views 2 replies Latest 7 hours ago by Andy Neil Answer this
Not answered ArmComputeLibrary Performance 0 votes 28 views 0 replies Started 8 hours ago by abouzidi Answer this
Not answered vldr d16, [r7, #200] ; 0xc8 causes Hard fault (Forced) 0 votes 42 views 0 replies Started 10 hours ago by Michael Anburaj Answer this
Not answered File not recognized: Bad value Error while using RTEMS linker script. 0 votes 47 views 0 replies Started 14 hours ago by Aby Answer this
Not answered questions about vttbr_el2 0 votes 44 views 0 replies Started 15 hours ago by meleinwe Answer this
Not answered AXI4 master requirements for unaligned transactions (address v/s WSTRB) 0 votes 46 views 0 replies Started 15 hours ago by guimers8 Answer this
Answered glInvalidateFramebuffer problem 0 votes 12984 views 14 replies Latest 17 hours ago by Peter Harris Answer this
Suggested answer Incorrect email notification on *automatic* moderation 0 votes 221 views 2 replies Latest 17 hours ago by Andy Neil Answer this
Suggested answer Keil Error: L6218E undefined symbol to *a struct*
  • Keil
  • uVision
  • Keil MDK Professional Edition
0 votes 91 views 1 replies Latest 17 hours ago by Broeker Answer this
Not answered Missing CoreSight components in /renensas/r8a77970.dtsi
  • CoreSight Trace Funnel
  • replicator
  • TPIU
  • AMBA 3 ATB Interface
  • CoreSight System Trace Macrocell (STM)
0 votes 38 views 0 replies Started 17 hours ago by LWT Answer this
Answered DS5-debugger cannot connect to target
  • Arm Development Studio
  • DS-5 Debugger
  • Debugging
0 votes 583 views 2 replies Latest 18 hours ago by TakiEddine Answer this
Answered Where do I find presentations and photos from SC'18? Started 1 years ago by John Linford 0 replies 1799 views
Suggested answer LED Blinking with UART Latest 7 hours ago by Andy Neil 2 replies 6804 views
Not answered ArmComputeLibrary Performance Started 8 hours ago by abouzidi 0 replies 28 views
Not answered vldr d16, [r7, #200] ; 0xc8 causes Hard fault (Forced) Started 10 hours ago by Michael Anburaj 0 replies 42 views
Not answered File not recognized: Bad value Error while using RTEMS linker script. Started 14 hours ago by Aby 0 replies 47 views
Not answered questions about vttbr_el2 Started 15 hours ago by meleinwe 0 replies 44 views
Not answered AXI4 master requirements for unaligned transactions (address v/s WSTRB) Started 15 hours ago by guimers8 0 replies 46 views
Answered glInvalidateFramebuffer problem Latest 17 hours ago by Peter Harris 14 replies 12984 views
Suggested answer Incorrect email notification on *automatic* moderation Latest 17 hours ago by Andy Neil 2 replies 221 views
Suggested answer Keil Error: L6218E undefined symbol to *a struct* Latest 17 hours ago by Broeker 1 replies 91 views
Not answered Missing CoreSight components in /renensas/r8a77970.dtsi Started 17 hours ago by LWT 0 replies 38 views
Answered DS5-debugger cannot connect to target Latest 18 hours ago by TakiEddine 2 replies 583 views