Travis CI is one of the most mature Continuous Integration (CI) solutions on the market. Travis CI includes excellent GitHub integration and support, and a simple and quick setup process for multiple architectures, including Arm.

Learn more

Travis CI supports native builds for AArch64 through its free hosted CI solution for open source projects. If your open source project is on GitHub already, its easy to change configuration to accommodate the Arm architecture by adding specific keys to the Travis YAML file. For testing private repositories, visit the Travis CI plans page for a solution that fits your needs.

Testing

Enables developers to start testing their GitHub projects for multiple architectures, including Arm, on bare metal servers in the cloud, without having to manage their own infrastructure. Travis CI is free for open source projects.

Learn more

Ecosystem

Since adding Arm support, hundreds of open source projects already use Travis CI to test their builds for the Arm architecture. Some notable projects include OpenSSL, Ruby, FluentBit, HTTPD, OvS, syslog-ng, ISA-L, PARSEC, Pandas, and QEMU.

Guides for using Travis CI with a variety of programming languages make it easy to get your project up and running.

Learn more

LXD

Arm build jobs on Travis CI are fast to start because Travis CI uses the LXD system container manager. LXD provides a full operating system inside a Linux container, and is light on CPU and memory resources. Arm was the first architecture in which Travis introduced the LXD container model.

Learn more

Resources

Community Forums

Not answered the best chipset/motherboard for my project 0 votes 50 views 0 replies Started yesterday by Sebastiaan ProjectG Answer this
Not answered How to set up stage-2 translation table
  • Armv8-A
 0 votes 60 views 0 replies Started 4 days ago by irakatz Answer this
Not answered LPC1857 (MCB1800) Setup CAN Bus Port Manually 0 votes 83 views 0 replies Started 7 days ago by Nicholas_ Answer this
Suggested answer casal instruction is slower than ldxr/stlxr in glibc atomic_compare_exhchange 0 votes 227 views 2 replies Latest 15 days ago by zca Answer this
Not answered CORTEX-A8 0 votes 77 views 0 replies Started 15 days ago by JackShan Answer this
Not answered Debug problem of FM4-S6E2CC-ETH 0 votes 88 views 0 replies Started 16 days ago by yuanxing1992 Answer this
Not answered the best chipset/motherboard for my project Started yesterday by Sebastiaan ProjectG 0 replies 50 views
Not answered How to set up stage-2 translation table Started 4 days ago by irakatz 0 replies 60 views
Not answered LPC1857 (MCB1800) Setup CAN Bus Port Manually Started 7 days ago by Nicholas_ 0 replies 83 views
Suggested answer casal instruction is slower than ldxr/stlxr in glibc atomic_compare_exhchange Latest 15 days ago by zca 2 replies 227 views
Not answered CORTEX-A8 Started 15 days ago by JackShan 0 replies 77 views
Not answered Debug problem of FM4-S6E2CC-ETH Started 16 days ago by yuanxing1992 0 replies 88 views