Amazon Web Services (AWS) is the most comprehensive and broadly adopted cloud platform, offering over 175 fully featured services from data centers globally. Millions of customers—including the fastest-growing startups, largest enterprises, and leading government agencies—are using AWS to lower costs, become more agile, and innovate faster.
Amazon Web Services (AWS) introduced the Amazon EC2 A1 instances powered by the first generation AWS Graviton processors at AWS re:Invent 2018. These instances are custom-built by AWS using 64-bit Arm Neoverse cores and are the first Arm-based instances on AWS.
Amazon EC2 A1 instances provide up to 45% cost savings over other general-purpose instances for scale-out applications such as web servers, containerized microservices, data/log processing, and other workloads that can run on smaller cores and fit within the available memory footprint.
AWS announced the new AWS Graviton2 processors and six new instance types powered by these new processors at AWS re:Invent 2019. The new general purpose (M6g), compute optimized (C6g), and memory optimized (R6g) instances and their disk variants provide up to 40% better price performance over comparable current generation instances for a wide variety of workloads.
Extensive ecosystem support
AWS Graviton2 processors, based on the 64-bit Arm architecture, are supported by several popular Linux distributions and many popular applications and services from AWS and several Independent Software Ecosystem (ISV) vendors.
Best price performance
AWS Graviton2 processors power Amazon EC2 M6g, C6g, and R6g instances that provide up to 40% better price performance over comparable current generation instances for a wide variety of workloads, including application servers, micro-services, high-performance computing, electronic design automation, gaming, open-source databases, and in-memory caches.
On-demand, scalable, and cost-effective
Developers building applications on Arm based architecture can leverage AWS Graviton2 processors to run cloud native applications securely, and at scale without any up-front investment or performance compromises. This allows developers to innovate by leveraging an inexpensive and simple cloud access to ensure they have the compute capacity needed.
News and blogs
|Suggested answer||About SPI flash programming in Windows-on-Arm||0 votes||221 views||1 replies||Latest yesterday by andersonjosephine||Answer this|
|Suggested answer||How do I get the G72 userspace driver for Linux system||0 votes||284 views||1 replies||Latest 2 days ago by Anita2020||Answer this|
|Not answered||TLB stage2 translation||0 votes||59 views||0 replies||Started 6 days ago by Zaoya||Answer this|
|Answered||Which ARM micro controller should I choose?||0 votes||794 views||4 replies||Latest 12 days ago by raj_99||Answer this|
|Not answered||Cortex-M0+ core Hang up in FFFF FFFEh address when executing DSB instruction.||0 votes||81 views||0 replies||Started 16 days ago by Ponsuke606||Answer this|
|Suggested answer||How to get/download core_cr5.h||0 votes||235 views||1 replies||Latest a month ago by hulk789||Answer this|
|Suggested answer||About SPI flash programming in Windows-on-Arm Latest yesterday by andersonjosephine||1 replies 221 views|
|Suggested answer||How do I get the G72 userspace driver for Linux system Latest 2 days ago by Anita2020||1 replies 284 views|
|Not answered||TLB stage2 translation Started 6 days ago by Zaoya||0 replies 59 views|
|Answered||Which ARM micro controller should I choose? Latest 12 days ago by raj_99||4 replies 794 views|
|Not answered||Cortex-M0+ core Hang up in FFFF FFFEh address when executing DSB instruction. Started 16 days ago by Ponsuke606||0 replies 81 views|
|Suggested answer||How to get/download core_cr5.h Latest a month ago by hulk789||1 replies 235 views|