KeyDB is a subset, fork, of Redis that focuses on multi-threading, memory efficiency, and high throughput to deliver cost-effective performance on Arm based machines.​

KeyDB features include active replication, MVCC, FLASH, non-blocking queries without performance penalties, and simplicity in user experience.


Performance

The KeyDB architecture is performance-oriented and is one of the fastest NoSQL databases. KeyDB provides the bridge between cache layer and traditional databases. 

Learn more

Database

KeyDB is a cache database with multi-gigabyte datasets. Use of KeyDB means that modern, ultra-fast processors spend idle time waiting on DRAM, making performance dependent on DRAM latencies. KeyDB is an ideal fit for Amazon EC2 A1 instances and is optimized for Arm. KeyDB can provide cost savings based on real-world testing.

Learn more

Benchmarks

KeyDB has successful benchmarks on AWS EC2 M6g instances, featuring the AWS Graviton Processor featuring 64-bit Arm Neoverse cores

Learn more


Resources


Community Forums

Not answered the best chipset/motherboard for my project 0 votes 50 views 0 replies Started yesterday by Sebastiaan ProjectG Answer this
Not answered How to set up stage-2 translation table
  • Armv8-A
0 votes 61 views 0 replies Started 4 days ago by irakatz Answer this
Not answered LPC1857 (MCB1800) Setup CAN Bus Port Manually 0 votes 83 views 0 replies Started 7 days ago by Nicholas_ Answer this
Suggested answer casal instruction is slower than ldxr/stlxr in glibc atomic_compare_exhchange 0 votes 227 views 2 replies Latest 15 days ago by zca Answer this
Not answered CORTEX-A8 0 votes 78 views 0 replies Started 15 days ago by JackShan Answer this
Not answered Debug problem of FM4-S6E2CC-ETH 0 votes 88 views 0 replies Started 16 days ago by yuanxing1992 Answer this
Not answered the best chipset/motherboard for my project Started yesterday by Sebastiaan ProjectG 0 replies 50 views
Not answered How to set up stage-2 translation table Started 4 days ago by irakatz 0 replies 61 views
Not answered LPC1857 (MCB1800) Setup CAN Bus Port Manually Started 7 days ago by Nicholas_ 0 replies 83 views
Suggested answer casal instruction is slower than ldxr/stlxr in glibc atomic_compare_exhchange Latest 15 days ago by zca 2 replies 227 views
Not answered CORTEX-A8 Started 15 days ago by JackShan 0 replies 78 views
Not answered Debug problem of FM4-S6E2CC-ETH Started 16 days ago by yuanxing1992 0 replies 88 views